4-Channel, Rail-to-Rail, CMOS BUFFER AMPLIFIER

FEATURES
● UNITY GAIN BUFFER
● RAIL-TO-RAIL INPUT/OUTPUT
● WIDE BANDWIDTH: 8MHz
● HIGH SLEW RATE: 10V/µs
● LOW QUIESCENT CURRENT: 1.1mA
● TINY PACKAGE: MSOP-10, TSSOP-14

APPLICATIONS
● TFT-LCD REFERENCE DRIVERS
● NOTEBOOKS
● ELECTRONIC GAMES
● ELECTRONIC BOOKS
● PERSONAL COMMUNICATION DEVICES
● PDA
● ACTIVE FILTERS
● ADC/DAC BUFFER

DESCRIPTION
The BUF04701 is a 4-channel, low-power, high-voltage rail-to-rail input/output buffer. Operating on supplies ranging from 3.5V to 12V (±1.75V to ±6V), the BUF04701 has a 3dB bandwidth of 8MHz with a slew rate of 10V/µs, and requires only 1.1mA quiescent current. The BUF04701 features rail-to-rail input and output capability, giving maximum dynamic range at any supply voltage.

Featuring fast slewing and settling times, as well as a high output drive, the BUF04701 is ideal for use as a voltage reference buffer in Thin Film Transistor Liquid Crystal Displays (TFT-LCDs).

The BUF04701 is available in an MSOP-10 package, providing the smallest footprint and thinnest package option available, as well as the TSSOP-14 package with a pinout that corresponds to standard quad op amps. This makes it easy to replace quad op amps in existing LCD displays with the low cost BUF04701, without changing the layout. The BUF04701 operates over a temperature range of −40°C to +125°C.

BUF04701 RELATED PRODUCTS

<table>
<thead>
<tr>
<th>FEATURES</th>
<th>PRODUCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2 MHz BW, 3.3mA IQ</td>
<td>BUF11702</td>
</tr>
<tr>
<td>7MHz GBW, 1.5mA IQ, V_{SS} 3.5 - 12</td>
<td>OPA4743</td>
</tr>
<tr>
<td>5.9MHz GBW, 4.5mA IQ, V_{SS} = 4V - 44V</td>
<td>TLE2144/2</td>
</tr>
<tr>
<td>10MHz GBW, 2.5mA IQ, 16V/µs SR</td>
<td>TLC084</td>
</tr>
</tbody>
</table>

NOTE: (1) NC Means No Internal Connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.
Supply Voltage, V+ to V− ................................................................. 13.2V
Signal Input Terminals, Voltage(2) ..................................... (V−) −0.5V to (V+) + 0.5V
Current(2) ........................................................................ 10mA
Output Short-Circuit(3) .............................................................. Continuous
Operating Temperature ........................................................ −40°C to +125°C
Storage Temperature ............................................................. −65°C to +150°C
Junction Temperature ............................................................. +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C

NOTES: (1) Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods may
degrade device reliability. (2) Input terminals are diode-clamped to the
power-supply rails. Input signals that can swing more than 0.5V beyond the
supply rails should be current-limited to 10mA or less. (3) Short-circuit to
ground, one amplifier per package.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits
may be more susceptible to damage because very small
parametric changes could cause the device not to meet its
published specifications.

PACKAGE/ORDERING INFORMATION(1)

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE-LEAD</th>
<th>PACKAGE DESIGNATOR</th>
<th>SPECIFIED TEMPERATURE RANGE</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER</th>
<th>TRANSPORT MEDIA, QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quad</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BUF04701</td>
<td>MSOP-10</td>
<td>DGS</td>
<td>−40°C to +125°C</td>
<td>BUFO4701</td>
<td>BUFO4701A</td>
<td>Tape and Reel, 2500</td>
</tr>
<tr>
<td>BUF04701</td>
<td>TSSOP-14</td>
<td>PW</td>
<td>−40°C to +125°C</td>
<td>BUFO4701</td>
<td>BUFO4701A</td>
<td>Tape and Reel, 2500</td>
</tr>
</tbody>
</table>

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.
**ELECTRICAL CHARACTERISTICS: \( V_S = +3.5\text{V to } +12\text{V} \)**

**Boldface limits apply over the specified temperature range, \( T_A = -40^\circ\text{C to } +125^\circ\text{C} \)**

At \( T_A = +25^\circ\text{C}, R_L = 10k\Omega \) connected to \( V_S/2 \) and \( V_{OUT} = V_S/2 \), unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>BUF04701</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>OFFSET VOLTAGE</strong></td>
<td>( V_{OS} = \pm 5, V_{CM} = 0 )</td>
<td>( \pm 1.5 )</td>
<td>mV</td>
</tr>
<tr>
<td><strong>Input Offset Voltage Drift vs Power Supply</strong></td>
<td>( \pm 8 )</td>
<td>( \pm 8 )</td>
<td>( \mu\text{V/°C} )</td>
</tr>
<tr>
<td><strong>Over Temperature</strong></td>
<td>( V_S = 3.5\text{V to } 12\text{V}, V_{CM} = V_S/2 - 0.5\text{V} )</td>
<td>20</td>
<td>( \mu\text{V/V} )</td>
</tr>
<tr>
<td><strong>Channel Separation, DC</strong></td>
<td>( V_S = 3.5\text{V to } 12\text{V}, V_{CM} = V_S/2 - 0.5\text{V} )</td>
<td>200</td>
<td>( \mu\text{V/V} )</td>
</tr>
<tr>
<td><strong>Drift</strong></td>
<td>( f = 10\text{kHz} )</td>
<td>1</td>
<td>( \mu\text{V/V} )</td>
</tr>
<tr>
<td><strong>PSRR</strong></td>
<td>( f = 10\text{kHz} )</td>
<td>110</td>
<td>( \mu\text{V/V} )</td>
</tr>
<tr>
<td><strong>INPUT VOLTAGE RANGE</strong></td>
<td><strong>Common-Mode Voltage Range</strong></td>
<td>( V_{CM} )</td>
<td>Limited by Output Range</td>
</tr>
<tr>
<td><strong>INPUT BIAS CURRENT</strong></td>
<td><strong>Input Bias Current</strong></td>
<td>( V_{CM} = V_S/2 )</td>
<td>1</td>
</tr>
<tr>
<td><strong>INPUT IMPEDANCE</strong></td>
<td><strong>Common-Mode</strong></td>
<td>( 5 \times 10^{12} \parallel 4 )</td>
<td>( \Omega \parallel \text{pF} )</td>
</tr>
<tr>
<td><strong>NOISE</strong></td>
<td>Input Voltage Noise, ( f = 0.1\text{Hz to } 10\text{Hz} )</td>
<td>( V_S = \pm 6\text{V}, V_{CM} = 0 )</td>
<td>11</td>
</tr>
<tr>
<td>Input Voltage Noise Density, ( f = 10\text{kHz} )</td>
<td>( V_S = \pm 6\text{V}, V_{CM} = 0 )</td>
<td>30</td>
<td>nV/( \sqrt{\text{Hz}} )</td>
</tr>
<tr>
<td>Input Current Noise Density, ( f = 1\text{kHz} )</td>
<td>( V_S = \pm 6\text{V}, V_{CM} = 0 )</td>
<td>2.5</td>
<td>fA/( \sqrt{\text{Hz}} )</td>
</tr>
<tr>
<td><strong>TRANSFER CHARACTERISTIC</strong></td>
<td><strong>Gain</strong></td>
<td>0.9975</td>
<td>1.000</td>
</tr>
<tr>
<td></td>
<td>over Temperature</td>
<td>0.995</td>
<td>1.000</td>
</tr>
<tr>
<td><strong>OUTPUT</strong></td>
<td>Voltage Output Swing from Rail</td>
<td>( R_L = 10k\Omega )</td>
<td>75</td>
</tr>
<tr>
<td></td>
<td>over Temperature</td>
<td>( R_L = 2k\Omega )</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>Short-Circuit Current</td>
<td>( I_{SC} )</td>
<td>( \pm 32 )</td>
</tr>
<tr>
<td></td>
<td><strong>Gain</strong></td>
<td>0.995</td>
<td>1.000</td>
</tr>
<tr>
<td><strong>FREQUENCY RESPONSE</strong></td>
<td><strong>BW</strong></td>
<td>( C_L = 10\text{pF} )</td>
<td>8</td>
</tr>
<tr>
<td><strong>Slew Rate</strong></td>
<td>( V_S = \pm 6\text{V} )</td>
<td>10</td>
<td>V/( \mu\text{s} )</td>
</tr>
<tr>
<td><strong>Settling Time, 0.1%</strong></td>
<td>( V_S = \pm 6\text{V}, 5\times ) Step</td>
<td>9</td>
<td>( \mu\text{s} )</td>
</tr>
<tr>
<td><strong>Overload Recovery Time</strong></td>
<td>( V_{IN} = V_S )</td>
<td>0.2</td>
<td>( \mu\text{s} )</td>
</tr>
<tr>
<td><strong>Total Harmonic Distortion + Noise</strong></td>
<td>( V_S = \pm 6\text{V}, V_O = 1\text{Vrms}, G = 1, )</td>
<td>0.001</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>( f = 6\text{kHz}, V_{CM} = V_S/2 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td>Specified Voltage Range, Single Supply</td>
<td>( V_S )</td>
<td>3.5</td>
</tr>
<tr>
<td></td>
<td>Specified Voltage Range, Dual Supplies</td>
<td>( \pm 1.75 )</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Operating Voltage Range</td>
<td>( \pm 3.5 ) to ( +12 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Quiescent Current (per amplifier)</td>
<td>( I_Q )</td>
<td>1.1</td>
</tr>
<tr>
<td></td>
<td>over Temperature</td>
<td>( I_Q = 0 )</td>
<td>1.7</td>
</tr>
<tr>
<td><strong>TEMPERATURE RANGE</strong></td>
<td>Specified Range</td>
<td>( -40 )</td>
<td>( +125 )</td>
</tr>
<tr>
<td></td>
<td>Operating Range</td>
<td>( -40 )</td>
<td>( +125 )</td>
</tr>
<tr>
<td></td>
<td>Storage Range</td>
<td>( -65 )</td>
<td>( +150 )</td>
</tr>
<tr>
<td></td>
<td><strong>Thermal Resistance</strong></td>
<td>( \theta_{JA} )</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>TSSOP Surface Mount</td>
<td>200</td>
<td>°C/W</td>
</tr>
</tbody>
</table>
TYPICAL CHARACTERISTICS
At $T_A = +25^\circ$C, $V_S = \pm6$V, and $R_L = 10k\Omega$, unless otherwise noted.
TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ C$, $V_S = \pm 6V$, and $R_L = 10k\Omega$, unless otherwise noted.

**INPUT BIAS CURRENT ($I_B$) vs COMMON-MODE VOLTAGE ($V_{CM}$) TEMPERATURE = 25°C**

**INPUT BIAS CURRENT ($I_B$) vs COMMON-MODE VOLTAGE ($V_{CM}$) TEMPERATURE = 85°C**

**INPUT BIAS ($I_B$) AND CURRENT vs TEMPERATURE**

**PSRR vs TEMPERATURE**

**QUIESCENT CURRENT vs TEMPERATURE**

**GAIN vs TEMPERATURE**
TYPICAL CHARACTERISTICS (Cont.)

At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.
TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ C$, $V_S = \pm 6V$, and $R_L = 10k\Omega$, unless otherwise noted.

**Overshoot (%) vs Capacitance**

![Graph of Overshoot (%) vs Capacitance](image)

**Voltage Offset Production Distribution**

![Voltage Offset Distribution Graph](image)

**Voltage Offset Drift Distribution**

![Voltage Offset Drift Distribution Graph](image)

**Small Signal Step Response**

$(G = +1V/V, R_L = 10k\Omega, C_L = 15pF)$

![Small Signal Step Response Graph](image)

**Large Signal Step Response**

$(G = +1V/V, R_L = 10k\Omega, C_L = 15pF)$

![Large Signal Step Response Graph](image)
APPLICATIONS INFORMATION

Figure 1 shows the BUF04701 connected as a buffer. Power supplies should be bypassed with capacitors connected close to the device pins. Capacitor values as low as 0.1μF will assure stable operation in most applications, but high output current and fast output slewing can demand large current transients from the power supplies.

Rail-to-rail input and output swing helps maintain dynamic range, especially in low supply applications. Figure 2 shows the input and output waveforms for the BUF04701. On a ±6V supply with a 100kΩ load connected to VS/2, the output is tested to swing within 50mV to the rail.

OPERATING VOLTAGE

The BUF04701 is fully specified and tested from 3.5V to 12V over a temperature range of −40°C to +125°C. Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristic Curves.

RAIL-TO-RAIL INPUT

The input common-mode voltage range of the BUF04701 extends 100mV beyond the supply rails at room temperature; however, due to the fixed gain at G = 1, the output will limit the useable input range. This wide swing is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) − 2.0V to 100mV above the positive supply, while the P-channel pair is on for inputs from 100mV below the negative supply to approximately (V+) − 1.5V. There is a small transition region, typically (V+) − 2.0V to (V+) − 1.5V, in which both pairs are on. This 500mV transition region can vary ±100mV with process variation. Thus, the transition region (both stages on) can range from (V+) − 2.1V to (V+) − 1.4V on the low end, up to (V+) − 1.9V to (V+) − 1.6V on the high end.

INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than approximately 300mV. Momentary voltages greater than 300mV beyond the power supply can be tolerated if the current is limited to 10mA. This is easily accomplished with an input resistor, in series with the buffer input shown in Figure 3. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not always required. The BUF04701 features no phase inversion when the inputs extend beyond supplies if the input current is limited, as shown in Figure 4.
RAIL-TO-RAIL OUTPUT
A class AB output stage with common-source transistors is used to achieve rail-to-rail output. This output stage is capable of driving 1kΩ loads connected to any point between V+ and V−. For light resistive loads (> 100kΩ), the output voltage can swing to 100mV from the supply rail. With 2kΩ resistive loads, the output is specified to swing to within 200mV of the supply rails while maintaining high open-loop gain (see the typical characteristic curve Output Voltage Swing vs Output Current).

CAPACITIVE LOAD AND STABILITY
The BUF04701 can drive up to 1000pF pure capacitive load. One method of improving capacitive load drive is to insert a 10 to 20Ω resistor in series with the output, as shown in Figure 5. This reduces ringing with large capacitive loads while maintaining DC accuracy.

APPLICATION CIRCUITS
REFERENCE BUFFER FOR LCD SOURCE DRIVERS
In modern high-resolution TFT-LCD displays, gamma correction must be performed to correct for nonlinearities in the glass transmission characteristics of the LCD panel. The typical LCD source driver for 64 bits of grayscale uses internal Digital-to-Analog Converters (DACs) to convert the 6-bit data into analog voltages applied to the LCD. These DACs typically require external voltage references for proper operation. Normally these external reference voltages are generated using a simple resistive ladder, like the one shown in Figure 6.

Typical laptop or desktop LCD panels require 6 to 8 of the source driver circuits in parallel to drive all columns of the panel. Although the resistive load of one internal string of a DAC is only around 10kΩ to 16kΩ, 6 to 8 strings in parallel represent a very substantial load. The power supply used for the LCD source drivers for laptops is typically in the order of 10V. To maximize the dynamic range of the DAC, rail-to-rail output performance is required for the upper and lower buffer. The ability of the BUF04701 to operate on 12V supplies, to drive heavy resistive loads (as low as 2kΩ), and to swing to within 200mV of the supply rails, makes it very well suited as a buffer for the reference voltage inputs of LCD source drivers.

During conversion of the DAC, internal switches create current glitches on the output of the reference buffer. The capacitor CL (typically 100nF) functions as a charge reservoir that provides/absorbs most of the glitch energy. The series resistor RS isolates the outputs of the BUF04701 from the heavy capacitive load and helps to improve settling time.

4-POLE LOW-PASS SALLEN KEY FILTER
The high open-loop gain and wide bandwidth of the BUF04701 make it optimal for active filtering applications. Figure 7 shows the BUF04701 in a 4-pole Butterworth low-pass active filter configuration of 20kHz bandwidth.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF04701AIDGSR</td>
<td>NRND</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>B01</td>
<td></td>
</tr>
<tr>
<td>BUF04701AIPWR</td>
<td>NRND</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>TBD</td>
<td>Call TI</td>
<td>Call TI</td>
<td>-40 to 125</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are undertaken to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF04701AIDGSR</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

**TAPE DIMENSIONS**

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

**REEL DIMENSIONS**

- Reel Diameter
- Reel Width (W1)

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

- Sprocket Holes
- User Direction of Feed
- Pocket Quadrants
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUF04701AIDGSR</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.
NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.25 each side.
E. Falls within JEDEC MO-153
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated