











CD4066B

SCHS051H-NOVEMBER 1998-REVISED FEBRUARY 2020

CD4066B CMOS Quad Bilateral Switch

Features

- 15-V Digital or ±7.5-V Peak-to-Peak Switching
- 125-Ω Typical On-State Resistance for 15-V Operation
- Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
- On-State Resistance Flat Over Full Peak-to-Peak Signal Range
- High On or Off Output-Voltage Ratio: 80 dB Typical at $f_{is} = 10 \text{ kHz}$, $R_L = 1 \text{ k}\Omega$
- High Degree of Linearity: <0.5% Distortion Typical at $f_{is} = 1 \text{ kHz}$, $V_{is} = 5 \cdot V_{p-p}$ $V_{DD} - V_{SS} \ge 10$ -V, $R_L = 10 \text{ k}\Omega$
- Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current and High Effective Off-State Resistance: 10 pA Typical at $V_{DD} - V_{SS} = 10 - V, T_A = 25 ^{\circ}C$
- Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit): $10^{12} \Omega$ Typical
- Low Crosstalk Between Switches: -50 dB Typical at $f_{is} = 8 \text{ MHz}$, $R_L = 1 \text{ k}\Omega$
- Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
- Frequency Response, Switch On = 40 MHz Typical
- 100% Tested for Quiescent Current at 20-V
- 5-V, 10-V, and 15-V Parametric Ratings

Applications

- Analog Signal Switching and Multiplexing: Signal Gating, Modulators, Squelch Controls, Demodulators, Choppers, Commutating Switches
- Digital Signal Switching and Multiplexing
- Transmission-Gate Logic Implementation
- Analog-to-Digital and Digital-to-Analog Conversions
- Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain
- **Building Automation**

3 Description

The CD4066B device is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B device, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signalinput range.

The CD4066B device consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 17, the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to V_{SS} (when the switch is off). This configuration eliminates the variation of the switchtransistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B device is recommended.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	PDIP (14)	19.30 mm × 6.35 mm
	CDIP (14)	19.50 mm × 6.92 mm
CD4066B	SOIC (14)	8.65 mm × 3.91 mm
	SOP (14)	10.30 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Bidirectional Signal Transmission Via Digital Control Logic






Table of Contents

1	Features 1	8.3 Feature Description	14
2	Applications 1	8.4 Device Functional Modes	14
3	Description 1	9 Application and Implementation	15
4	Revision History2	9.1 Application Information	15
5	Pin Configuration and Functions	9.2 Typical Application	15
6	Specifications	10 Power Supply Recommendations	17
٠	6.1 Absolute Maximum Ratings	11 Layout	17
	6.2 ESD Ratings	11.1 Layout Guidelines	17
	6.3 Recommended Operating Conditions	11.2 Layout Example	17
	6.4 Thermal Information	12 Device and Documentation Support	18
	6.5 Electrical Characteristics	12.1 Receiving Notification of Documentation Update	es 18
	6.6 Switching Characteristics 8	12.2 Community Resources	18
	6.7 Typical Characteristics	12.3 Trademarks	18
7	Parameter Measurement Information 10	12.4 Electrostatic Discharge Caution	18
8	Detailed Description	12.5 Glossary	18
•	8.1 Overview	13 Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 14	Information	18

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision G (June 2017) to Revision H	Page
<u>•</u>	Added Junction Temperature details to the Absolute Maximum Ratings table	4
Cł	nanges from Revision F (March 2017) to Revision G	Page
•	Changed From: V _{SS} To: Hi-Z in the SIG OUT/IN column of	14
Cł	nanges from Revision E (September 2016) to Revision F	Page
•	Corrected the r _{on} V _{DD} = 10 V values in the <i>Electrical Characteristics</i> table.	7
<u>•</u>	Corrected the y axis scale in Figure 6	9
Cł	nanges from Revision D (September 2003) to Revision E	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table, see POA at the end of the data sheet	1
•	Changed values in the Thermal Information table to align with JEDEC standards	4



5 Pin Configuration and Functions

N, J, D, NS, or PW Packages 14-Pin PDIP, CDIP, SOIC, SO, or TSSOP Top View



Pin Functions

PIN		1/0	DEGODIDATION
NO.	NAME	I/O	DESCRIPTION
1	SIG A IN/OUT	I/O	Input/Output for Switch A
2	SIG A OUT/IN	I/O	Output/Input for Switch A
3	SIG B OUT/IN	I/O	Output/Input for Switch B
4	SIG B IN/OUT	I/O	Input/Output for Switch B
5	CONTROL B	I	Control pin for Switch B
6	CONTROL C	1	Control pin for Switch C
7	V _{SS}	_	Low Voltage Power Pin
8	SIG C IN/OUT	I/O	Input/Output for Switch C
9	SIG C OUT/IN	I/O	Output/Input for Switch C
10	SIG D OUT/IN	I/O	Output/Input for Switch D
11	SIG D IN/OUT	I/O	Input/Output for Switch D
12	CONTROL D	1	Control Pin for D
13	CONTROL A	1	Control Pin for A
14	V_{DD}	_	Power Pin



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{DD}	DC supply-voltage	Voltages referenced to V _{SS} pin	-0.5	20	V
Vis	Input voltage	All inputs	-0.5	$V_{DD} + 0.5$	V
I _{IN}	DC input current	Any one input		±10	mA
T _{JMAX1}	Maximum junction temperature, ceramic package			175	°C
T _{JMAX2}	Maximum junction temperature, plastic package			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
.,	V	Clastroototia diasharaa	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±500	V
	V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	3	18	V
T _A	Operating free-air temperature	-55	125	ô

6.4 Thermal Information

			CD40	66B		
	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.7	89.5	88.2	119.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.0	49.7	46.1	48.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.6	43.8	47.0	61.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	25.8	17.4	16.3	5.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.5	43.5	46.6	60.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN T	YP MAX	UNIT
		V _{DD} = 5 V V _{is} = 0 V			0.4	V
		V _{DD} = 5 V V _{is} = 5 V		4.6		V
V	Switch output valtage	$V_{DD} = 10 \text{ V}$ $V_{is} = 0 \text{ V}$			0.5	V
V _{os}	Switch output voltage	$V_{DD} = 10 \text{ V}$ $V_{is} = 10 \text{ V}$		9.5		V
		$V_{DD} = 15 \text{ V}$ $V_{is} = 0 \text{ V}$			1.5	V
		$V_{DD} = 15 \text{ V}$ $V_{is} = 15 \text{ V}$		13.5		V
	On-state resistance		$V_{DD} = 5 V$		15	
Δr_{on}	difference between any	$R_L = 10 \text{ k}\Omega, V_C = V_{DD}$	V _{DD} = 10 V		10	Ω
	two switches		V _{DD} = 15 V		5	
THD	Total harmonic distortion	$\begin{array}{l} V_C = V_{DD} = 5 \text{ V}, \ V_{SS} = -5 \text{ V}, \\ V_{is(p\text{-}p)} = 5 \text{ V} \text{ (sine wave centered on 0 V)}, \\ R_L = 10 k\Omega, \ f_{is} = 1\text{-kHz sine wave} \end{array}$		0.4	4%	
	-3-dB cutoff frequency (switch on)	$V_C = V_{DD} = 5 \text{ V}, V_{SS} = -5 \text{ V}, V_{ii}$ (sine wave centered on 0 V), R		40	MHz	
	-50-dB feedthrough frequency (switch off)	V_C = V_{SS} = -5 V, $V_{is(p-p)}$ = 5 V (sine wave centered on 0 V), R_L = 1 k Ω			1	MHz
	–50-dB crosstalk frequency	$V_{C}(A) = V_{DD} = 5 \text{ V},$ $V_{C}(B) = V_{SS} = -5 \text{ V},$ $V_{is}(A) = 5 \text{ V}_{p-p}, 50-\Omega \text{ source},$ $R_{L} = 1 \text{ k}\Omega$			8	MHz
C _{is}	Input capacitance	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5 \text{ V}$			8	pF
C _{os}	Output capacitance	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5 \text{ V}$			8	pF
C _{ios}	Feedthrough	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5 \text{ V}$			0.5	pF
100		25 , 0 00	V _{DD} = 5 V	3.5		
V_{IHC}	Control input, high voltage	See Figure 7	V _{DD} = 10 V	7		V
	1 / 0 0		V _{DD} = 15 V	11		
	Crosstalk (control input to signal output)	V_C = 10 V (square wave), t_r , t_f = 20 ns, R_L = 10 kΩ V_{DD} = 10 V			50	mV
			V _{DD} = 5 V		35 70	
	Turnon and turnoff	$V_{IN} = V_{DD}, t_r, t_f = 20 \text{ ns},$	V _{DD} = 10 V		20 40	ns
	propagation delay	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	V _{DD} = 15 V		15 30	1
	Maximum control input repetition rate	$V_{is} = V_{DD}, V_{SS} = GND,$	V _{DD} = 5 V		6	
		$R_L = 1 \text{ k}\Omega \text{ to GND},$	V _{DD} = 10 V		9	1
		C_L = 50 pF, V_C = 10 V (square wave centered on 5 V), t_r , t_f = 20 ns, V_{os} = 1/2 V_{os} at 1 kHz	V _{DD} = 15 V		9.5	MHz
Cı	Input capacitance		•		5 7.5	pF



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNIT
		$T_A = -55$ °C	0.64	
		$T_A = -40$ °C	0.61	
	$V_{DD} = 5 V$ $V_{is} = 0 V$	T _A = 25°C	0.51	mA
	V _{IS} – O V	T _A = 85°C	0.42	
		T _A = 125°C	0.36	
		T _A = -55°C	-0.6 4	
		T _A = -40°C	-0.6 1	
	$V_{DD} = 5 V$ $V_{is} = 5 V$	$T_A = 25$ °C	-0.51	mA
	V _{IS} = 0 V	T _A = 85°C	-0.4 2	
		T _A = 125°C	-0.3 6	
	V _{DD} = 10 V V _{is} = 0 V	$T_A = -55^{\circ}C$	1.6	
		$T_A = -40$ °C	1.5	
		T _A = 25°C	1.3	mA
I _{is} Switch input current		T _A = 85°C	1.1	
		T _A = 125°C	0.9	
		T _A = -55°C	-1.6	
		$T_A = -40$ °C	-1.5	
	$V_{DD} = 10 \text{ V}$ $V_{is} = 10 \text{ V}$	T _A = 25°C	-1.3	mA
	VIS = 10 V	T _A = 85°C	-1.1	
		T _A = 125°C	-0.9	
		$T_A = -55^{\circ}C$	4.2	
		$T_A = -40$ °C	4	
	$V_{DD} = 15 \text{ V}$ $V_{is} = 0 \text{ V}$	T _A = 25°C	3.4	mA
	VIS — U	T _A = 85°C	2.8	
		T _A = 125°C	2.4	
		T _A = -55°C	-4.2	
		T _A = -40°C	-4	
	$V_{DD} = 15 \text{ V}$ $V_{is} = 15 \text{ V}$	T _A = 25°C	-3.4	mΑ
	V IS - 10 V	$V_{is} = 15 \text{ V}$ $T_A = 85^{\circ}\text{C}$		
		T _A = 125°C	-2.4	

Submit Documentation Feedback

Copyright © 1998–2020, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
		T _A = -55°C					0.25	
			$T_A = -40$ °C				0.25	
		$V_{IN} = 0$ to 5 V $V_{DD} = 5$ V	$T_A = 25^{\circ}C$			0.01	0.25	μΑ
		VDD = 0 V	$T_A = 85^{\circ}C$				7.5	
			T _A = 125°C				7.5	
			$T_A = -55$ °C				0.5	
			$T_A = -40$ °C				0.5	
		$V_{IN} = 0 \text{ to } 10 \text{ V}$ $V_{DD} = 10 \text{ V}$	$T_A = 25$ °C			0.01	0.5	μΑ
		100 101	$T_A = 85^{\circ}C$				15	
1	Quiescent device current		T _A = 125°C				15	
I _{DD}	Quiescent device current		$T_A = -55$ °C				1	
			$T_A = -40$ °C				1	
		$V_{IN} = 0 \text{ to } 15 \text{ V}$ $V_{DD} = 15 \text{ V}$	$T_A = 25$ °C			0.01	1	μΑ
		VDD = 13 V	$T_A = 85^{\circ}C$				30	
			T _A = 125°C				30	
		V _{IN} = 0 to 20 V V _{DD} = 20 V	$T_A = -55$ °C				5	
			$T_A = -40$ °C				5	
			$T_A = 25$ °C			0.02	5	μA
			$T_A = 85^{\circ}C$				150	
			$T_A = 125$ °C				150	
				$T_A = -55^{\circ}C$			800	-
				$T_A = -40$ °C			850	
			$V_{DD} = 5 V$	$T_A = 25^{\circ}C$		470	1050	
				$T_A = 85^{\circ}C$			1200	
				T _A = 125°C			1300	
				$T_A = -55^{\circ}C$			310	
		$to (V_{DD} - V_{SS})$		$T_A = -40$ °C			330	
r _{on}	On-state resistance (max)	$V_C = V_{DD}^2$,	$V_{DD} = 10 \text{ V}$	$T_A = 25^{\circ}C$		180	400	Ω
		$R_L = 10 \text{ k}\Omega \text{ returned } V_{is} = V_{SS}$ to V_{DD}		$T_A = 85^{\circ}C$			500	
		to voo		T _A = 125°C			500	
				$T_A = -55^{\circ}C$			200	
				$T_A = -40$ °C			210	
			V _{DD} = 15 V	T _A = 25°C		125	240	
				$T_A = 85^{\circ}C$			300	
				T _A = 125°C			320	



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS		MIN TYP	MAX	UNIT
				T _A = -55°C	1		
				$T_A = -40$ °C	1		
			$V_{DD} = 5 V$	T _A = 25°C	1		
				$T_A = 85$ °C	1		
				T _A = 125°C	1		
				$T_A = -55$ °C	2		
	0	I _{is} < 10 μΑ,		$T_A = -40$ °C	2	!	V
V_{ILC}	Control input, low voltage (max)	$V_{is} = V_{SS}$, $V_{OS} = V_{DD}$, and $V_{is} = V_{DD}$, $V_{OS} = V_{SS}$	V _{DD} = 10 V V _{DD} = 15 V	T _A = 25°C	2	!	
				$T_A = 85$ °C	2	!	
				T _A = 125°C	2		
				$T_A = -55$ °C	2		
				$T_A = -40$ °C	2	!	
				$T_A = 25$ °C	2		
				$T_A = 85^{\circ}C$	2		
				$T_A = 125^{\circ}C$	2		
			$T_A = -55$ °C			±0.1	
		$V_{is} \le V_{DD}, V_{DD} - V_{SS} = 18 \text{ V},$	$T_A = -40^{\circ}C$			±0.1	
I _{IN}	Input current (max)	$V_{CC} \le V_{DD} - V_{SS}$	T _A = 25°C		±10 ⁻⁵	±0.1	μΑ
		V _{DD} = 18 V	T _A = 85°C			±1	
			T _A = 125°C			±1	

6.6 Switching Characteristics

 $T_A = 25^{\circ}C$

PARAMETER	FROM	то	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
			., ., ., .,	5 V		20	40	
t _{pd}	Signal input	Signal output	$V_{IN} = V_{DD}, t_r, t_f = 20 \text{ ns},$ $C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	10 V		10	20	ns
			OL = 30 pr , RL = 1 RS2	15 V		7	15	
			., ., ., .,	5 V		35	70	
t _{plh}	Signal input	Signal output	$V_{IN} = V_{DD}, t_r, t_f = 20 \text{ ns},$ $C_I = 50 \text{ pF}, R_I = 1 \text{ k}\Omega$	10 V		20	-	
			Ο <u></u> = 30 pr , π <u></u> = 1 κ <u>ς</u> 2	15 V		15	30	
				5 V		35	70	
t _{phl}	Signal input	Signal output	$V_{IN} = V_{DD}, t_r, t_f = 20 \text{ ns},$ $C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	10 V		20	40	ns
			Ο _L = 30 pr , R _L = 1 R ₂₂	15 V		15	30	



6.7 Typical Characteristics




Figure 1. Typical ON-State Resistance vs Input Signal Voltage (All Types)




Figure 2. Typical ON-State Resistance vs Input Signal Voltage (All Types)




Figure 3. Typical ON-State Resistance vs Input Signal Voltage (All Types)






Figure 4. Typical ON-State Resistance vs Input Signal Voltage (All Types)









Figure 6. Power Dissipation per Package vs Switching Frequency

Submit Documentation Feedback



7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 7. Determination of ron as a Test Condition for Control-Input High-Voltage (VIHC) Specification





Figure 8. Channel On-State Resistance Measurement Circuit




Measured on Boonton capacitance bridge, model 75a (1 MHz); test-fixture capacitance nulled out.

Figure 9. Typical On Characteristics for One of Four Channels




Parameter Measurement Information (continued)



92CS-30922

All unused terminals are connected to V_{SS}.


Figure 10. Off-Switch Input or Output Leakage



92CS-30923

All unused terminals are connected to V_{SS}.

Figure 11. Propagation Delay Time Signal Input (V_{is}) to Signal Output (V_{os})




All unused terminals are connected to V_{SS}.

Figure 12. Crosstalk-Control Input to Signal Output



Parameter Measurement Information (continued)




Copyright © 2016, Texas Instruments Incorporated

All unused pins are connected to V_{SS}.

Delay is measured at V_{os} level of +10% from ground (turn-on) or on-state output level (turn-off).

Figure 13. Propagation Delay, t_{PLH} , t_{PHL} Control-Signal Output




Copyright © 2016, Texas Instruments Incorporated

All unused pins are connected to $\ensuremath{V_{\text{SS}}}.$

Figure 14. Maximum Allowable Control-Input Repetition Rate




Parameter Measurement Information (continued)



Measure inputs sequentially to both V_{DD} and V_{SS} . Connect all unused inputs to either V_{DD} or V_{SS} . Measure control inputs only.

Figure 15. Input Leakage-Current Test Circuit



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Four-Channel PAM Multiplex System Diagram




8 Detailed Description

8.1 Overview

CD4066B has four independent digitally controlled analog switches with a bias voltage of V_{SS} to allow for different voltage levels to be used for low output. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 17, the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to V_{SS} (when the switch is off). Thus, when the control of the device is low, the output of the switch goes to V_{SS} and when the control is high the output of the device goes to V_{DD} .

8.2 Functional Block Diagram



- (1) All control inputs are protected by the CMOS protection network.
- (2) All p substrates are connected to V_{DD}.
- (3) Normal operation control-line biasing: switch on (logic 1), V_C = V_{DD}; switch off (logic 0), V_C = V_{SS}.
- (4) Signal-level range: $V_{SS} \le V_{is} \le V_{DD}$.

Figure 17. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry

8.3 Feature Description

Each switch has different control pins, which allows for more options for the outputs. Bias Voltage allows the device to output a voltage other than 0 V when the device control is low. The CD4066B has a large absolute maximum voltage for V_{DD} of 20 V.

8.4 Device Functional Modes

Added Junction Temperature details to the Absolute Maximum Ratings table lists the functions of this device.

Table 1. Function Table

INP	OUTPUT	
SIG IN/OUT	CONTROL	SIG OUT/IN
Н	Н	Н
L	Н	L
X	L	Hi-Z



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B device bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B device.

In certain applications, the external load-resistor current can include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into pins 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from r_{on} values shown).

No V_{DD} current flows through R_L if the switch current flows into pins 2, 3, 9, or 10.

9.2 Typical Application




Figure 18. Bidirectional Signal Transmission Through Digital Control Logic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in Recommended Operating Conditions.
 - For specified high and low levels, see V_{IH} and V_{IL} in Recommended Operating Conditions.
- 2. Recommended Output Conditions:
 - Load currents should not exceed ±10 mA.



Typical Application (continued)

9.2.3 Application Curve




Figure 19. Power Dissipation vs. Switching Frequency

Submit Documentation Feedback



10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in *Recommended Operating Conditions*.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1-µF is recommended; if there are multiple VCC pins, then 0.01-µF or 0.022-µF is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1-µF and a 1-µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input *and* gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or VCC, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so they cannot float when disabled.

11.2 Layout Example




Figure 20. Diagram for Unused Inputs

Copyright © 1998–2020, Texas Instruments Incorporated

Product Folder Links: CD4066B



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

3-Dec-2023

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4066BE	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	-55 to 125	CD4066BE	Samples
CD4066BEE4	ACTIVE	PDIP	N	14	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4066BE	Samples
CD4066BF	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4066BF	Samples
CD4066BF3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4066BF3A	Samples
CD4066BM	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	
CD4066BM96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BM96E4	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	_
CD4066BM96G4	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	
CD4066BMT	LIFEBUY	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	
CD4066BNS	LIFEBUY	SO	NS	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		CD4066B	
CD4066BNSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066B	Samples
CD4066BPW	LIFEBUY	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM066B	
CD4066BPWG4	LIFEBUY	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM066B	
CD4066BPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM066B	Samples
CD4066BPWRG4	LIFEBUY	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM066B	
JM38510/05852BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05852BCA	Samples
M38510/05852BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05852BCA	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 3-Dec-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4066B, CD4066B-MIL:

Catalog: CD4066B

Automotive: CD4066B-Q1, CD4066B-Q1

Military: CD4066B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE OPTION ADDENDUM

www.ti.com 3-Dec-2023

• Military - QML certified for Military and Defense Applications



www.ti.com 25-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4066BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4066BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4066BPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4066BM96	SOIC	D	14	2500	340.5	336.1	32.0
CD4066BM96G4	SOIC	D	14	2500	340.5	336.1	32.0
CD4066BM96G4	SOIC	D	14	2500	356.0	356.0	35.0
CD4066BMT	SOIC	D	14	250	210.0	185.0	35.0
CD4066BNSR	SO	NS	14	2000	356.0	356.0	35.0
CD4066BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
CD4066BPWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Feb-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4066BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4066BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4066BE	N	PDIP	14	25	506.1	9	600	5.4
CD4066BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4066BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4066BEE4	N	PDIP	14	25	506.1	9	600	5.4
CD4066BM	D	SOIC	14	50	506.6	8	3940	4.32
CD4066BNS	NS	SOP	14	50	530	10.5	4000	4.1
CD4066BPW	PW	TSSOP	14	90	530	10.2	3600	3.5
CD4066BPWG4	PW	TSSOP	14	90	530	10.2	3600	3.5

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated