





**CDCE949, CDCEL949** SCAS844G - AUGUST 2007 - REVISED JANUARY 2024

# CDCE(L)949: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction

## 1 Features

Texas

INSTRUMENTS

- Member of programmable clock generator family
  - CDCEx913: 1 PLLs, 3 outputs
  - CDCEx925: 2 PLLs, 5 outputs
  - CDCEx937: 3 PLLs, 7 outputs
  - CDCEx949: 4 PLLs, 9 outputs
- In-System programmability and EEPROM
- Serial programmable volatile register
- Nonvolatile EEPROM to store customer settinas
- Flexible input clocking concept
  - External crystal: 8MHz to 32MHz
  - On-chip VCXO pull-range: ±150ppm
  - Single-ended LVCMOS up to 160MHz
- Free selectable output frequency up to 230MHz
- Low-noise PLL core
  - PLL loop filter components integrated
  - Low period jitter: 60ps (typical)
- Separate output supply pins
  - CDCE949: 3.3V and 2.5V
  - CDCEL949: 1.8V
- Flexible clock driver
  - Three user-definable control inputs [S0/S1/S2] (for example: SSC selection, frequency switching, output enable or power down)
  - Generates highly accurate clocks for video, audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet<sup>™</sup>, and GPS
  - Generates common clock frequencies used with TI-DaVinci<sup>™</sup>, OMAP<sup>™</sup>, DSPs
  - Programmable SSC modulation
  - Enables 0ppm clock generation
- 1.8V device core supply
- Wide temperature range: -40°C to 85°C
- Packaged in TSSOP
- Development and programming kit for easy PLL design and programming (TI Pro-Clock<sup>™</sup>)

## 2 Applications

- D-TVs
- STBs
- **IP-STBs**
- **DVD** players
- **DVD** recorders
- Printers

## **3 Description**

The CDCE949 and CDCEL949 are modular PLLbased low cost, high-performance, programmable clock synthesizers, multipliers and dividers. These devices generate up to nine output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using up to four independent configurable PLLs.

The CDCEx949 has separate output supply pins (V<sub>DDOUT</sub>): 1.8V for the CDCEL949 and 2.5V to 3.3V for the CDCE949.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0pF to 20pF. Additionally, an on-chip VCXO is selectable, allowing synchronization of the output frequency to an external control signal, that is, a PWM signal.

The deep M/N divider ratio allows the generation of 0ppm audio or video, networking (WLAN, BlueTooth<sup>™</sup>, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency, such as 27MHz.

All PLLs support SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking. This is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop-filter components are automatically adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.

## **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
CDCE949 CDCEL949	PW (TSSOP, 24)	7.8mm × 6.4mm

For all available packages, see Section 12. (1)

The package size (length × width) is a nominal value and (2)includes pins, where applicable.






The device supports non-volatile EEPROM programming for easy customization of the device to the application. The CDCEx949 is preset to a factory-default configuration. The device can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA and SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for the output-disable function.

The CDCEx949 operates in a 1.8V environment within a temperature range of -40°C to 85°C.



Copyright © 2016, Texas Instruments Incorporated

**Typical Application Schematic** 





## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	5
5.1 Absolute Maximum Ratings	5
5.2 ESD Ratings	5
5.3 Recommended Operating Conditions	
5.4 Thermal Information	6
5.5 Electrical Characteristics	
5.6 EEPROM Specification	8
5.7 Timing Requirements: CLK_IN	8
5.8 Timing Requirements: SDA/SCL	8
5.9 Typical Characteristics	10
6 Parameter Measurement Information	11
7 Detailed Description	12
7.1 Overview	12
7.2 Functional Block Diagram	13
7.3 Feature Description	13
7.4 Device Functional Modes	16

7.5 Programming	17
8 Application and Implementation	
8.1 Application Information	19
8.2 Typical Application	19
8.3 Power Supply Recommendations	
8.4 Layout	23
9 Register Maps	
9.1 SDA/SCL Configuration Registers	
10 Device and Documentation Support	33
10.1 Device Support	33
10.2 Related Documentation	
10.3 Related Links	33
10.4 Receiving Notification of Documentation Updates	33
10.6 Trademarks	33
10.7 Electrostatic Discharge Caution	33
10.8 Glossary	33
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	35

# 4 Pin Configuration and Functions





#### Table 4-1. Pin Functions

	PIN		DESCRIPTION					
NAME	NO.		DESCRIPTION					
GND	5, 9, 14, 20	G	Ground					
SCL/S2	22	I	<b>SCL:</b> Serial clock input (default configuration), LVCMOS; internal pullup 500 k $\Omega$ ; or <b>S2:</b> User-programmable control input; LVCMOS inputs; internal pullup 500 k $\Omega$					
SDA/S1	23	I/O	<b>SDA:</b> Bidirectional serial data input/output (default configuration), LVCMOS; internal pullup 500 k $\Omega$ ; or <b>S1:</b> User-programmable control input; LVCMOS inputs; internal pullup 500 k $\Omega$					
S0	2	I	User-programmable control input S0; LVCMOS inputs; internal pullup 500 k $\Omega$					
V <sub>Ctrl</sub>	4	I	VCXO control voltage (leave open or pull up when not used)					
V <sub>DD</sub>	3, 13	Р	1.8-V power supply for the device					
V <sub>DDOUT</sub>	6, 10, 17	Р	CDCEL949: 1.8-V supply for all outputs					
	0, 10, 17		CDCE949: 3.3-V or 2.5-V supply for all outputs					
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock input (selectable through SDA/SCL bus)					
Xout	24	0	Crystal oscillator output (leave open or pull up when not used)					
Y1	21							
Y2	19							
Y3	18							
Y4	7							
Y5	8	0	LVCMOS output					
Y6	16							
Y7	15							
Y8	11							
Y9	12	1						

(1) G = Ground, I = Input, O = Output, P = Power



## **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	2.5	V
VI	Input voltage <sup>(2) (3)</sup>	-0.5	V <sub>DD</sub> + 0.5	V
Vo	Output voltage <sup>(2)</sup>	-0.5	V <sub>DDOUT</sub> + 0.5	V
I <sub>I</sub>	Input current ( $V_I < 0$ , $V_I > V_{DD}$ )		20	mA
Io	Continuous output current		50	mA
TJ	Junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) SDA and SCL can go up to 3.6 V as stated in the *Recommended Operating Conditions* table.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage		1.7	1.8	1.9	V
		CDCE949	2.3		3.6	V
V <sub>DD(OUT)</sub>	Output Yx supply voltage	CDCEL949	1.7		1.9	v
V <sub>IL</sub>	Low level input voltage LVCMOS				0.3 × V <sub>DD</sub>	V
V <sub>IH</sub>	High level input voltage LVCMOS	3	0.7 × V <sub>DD</sub>			V
V <sub>I(thresh)</sub>	Input voltage threshold LVCMOS			$0.5 \times V_{DD}$		V
	Input voltage	S0	0		1.9	
V <sub>IS</sub>		S1, S2, SDA, SCL, V <sub>lthresh</sub> = 0.5 × V <sub>DD</sub>	0		3.6	V
V <sub>ICLK</sub>	Input voltage CLK		0		1.9	V
	Output current	V <sub>DDout</sub> = 3.3 V			±12	mA
I <sub>OH</sub> /I <sub>OL</sub>		V <sub>DDout</sub> = 2.5 V			±10	mA
		V <sub>DDout</sub> = 1.8 V			±8	mA
CL	Output load LVCMOS				10	pF
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
CRYSTAL	AND VCXO <sup>(1)</sup>					
f <sub>Xtal</sub>	Crystal Input frequency (fundame	ental mode)	8	27	32	MHz
ESR	Effective series resistance				100	Ω
f <sub>PR</sub>	Pulling (0 V $\leq$ V <sub>Ctrl</sub> $\leq$ 1.8 V) <sup>(2)</sup>		±120	±150		ppm
V <sub>(Ctrl)</sub>	Frequency control voltage		0		V <sub>DD</sub>	V
C <sub>0</sub> /C <sub>1</sub>	Pullability ratio				220	

<sup>(2)</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



		MIN	NOM	MAX	UNIT
CL	On-chip load capacitance at Xin and Xout	0		20	pF

 For more information about VCXO configuration and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

(2) Pulling range depends on crystal type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

## 5.4 Thermal Information

			CDCEx949	
	THERMAL METRIC	(2)	PW (TSSOP)	UNIT
			24 PINS	_
		Airflow 0 (LFM)	91	
	Junction-to-ambient thermal resistance <sup>(1)</sup>	Airflow 150 (LFM)	75	
$\theta_{JA}$ Junction-to-ambient thermal resistance <sup>(1)</sup>	Airflow 200 (LFM)	74	°C/W	
		Airflow 250 (LFM)	73	
		Airflow 500 (LFM)	65	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance		0.5	°C/W
θ <sub>JB</sub>	Junction-to-board thermal resistance		52	°C/W
Ψյт	Junction-to-top characterization parameter		0.5	°C/W
Ψјв	Junction-to-board characterization parameter		50.1	°C/W
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance		50	°C/W

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

(2) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
1	Supply current (see Figure	All outputs off, f <sub>CLK</sub> = 27 MHz,	All PLLs on		38		mA
IDD	5-1)	f <sub>VCO</sub> = 135 MHz	Per PLL		9		ШA
1	Supply current	No load, all outputs on,	CDCE949 V <sub>DDOUT</sub> = 3.3 V		4		mA
I <sub>DD(OUT)</sub>	(see Figure 5-2 and Figure 5-3)	f <sub>out</sub> = 27 MHz	CDCEL949 V <sub>DDOUT</sub> = 1.8 V		2		ШA
I <sub>DD(PD)</sub>	Power down current	Every circuit powered down ex f <sub>IN</sub> = 0 MHz, V <sub>DD</sub> = 1.9 V	ccept SDA/SCL,		50		μA
V <sub>(PUC)</sub>	Supply voltage V <sub>DD</sub> threshold for power up control circuit			0.85		1.45	V
f <sub>VCO</sub>	VCO frequency range of PLL			80		230	MHz
f <sub>OUT</sub>	LVCMOS output frequency			230			MHz
LVCMO	S						
V <sub>IK</sub>	LVCMOS input voltage	V <sub>DD</sub> = 1.7 V, I <sub>I</sub> = -18 mA				-1.2	V
l <sub>l</sub>	LVCMOS input current	$V_{I} = 0 V \text{ or } V_{DD}, V_{DD} = 1.9 V$				±5	μA
I <sub>IH</sub>	LVCMOS input current for S0/S1/S2	V <sub>I</sub> = V <sub>DD</sub> , V <sub>DD</sub> = 1.9 V				5	μA
IIL	LVCMOS input current for S0/S1/S2	V <sub>I</sub> = 0 V, V <sub>DD</sub> = 1.9 V				-4	μA

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Input capacitance at Xin/Clk	V <sub>ICLK</sub> = 0 V or V <sub>DD</sub>		6		
CI	Input capacitance at Xout	V <sub>IXout</sub> = 0 V or V <sub>DD</sub>		2		pF
- 1	Input capacitance at S0/S1/S2	$V_{IS} = 0 V \text{ or } V_{DD}$		3		
CDCE	949 – LVCMOS FOR V <sub>DDOUT</sub> =	3.3 V				
		V <sub>DDOUT</sub> = 3 V, I <sub>OH</sub> = -0.1 mA	2.9			
V <sub>OH</sub>	LVCMOS high-level output voltage	$V_{DDOUT} = 3 V, I_{OH} = -8 mA$	2.4			V
	. enage	V <sub>DDOUT</sub> = 3 V, I <sub>OH</sub> = -12 mA	2.2			
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 0.1 mA			0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 8 mA			0.5	V
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 12 mA			0.8	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		3.2		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 3.3 V (20%–80%)		0.6		ns
t	Cycle-to-cycle jitter <sup>(2) (3)</sup>	1 PLL switching, Y2-to-Y3		60	90	-
t <sub>jit(cc)</sub>		4 PLLs switching, Y2-to-Y9		120	170	ps
tiit/per)	Peak-to-peak period jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3		70	100	
tjit(per)	(3)	4 PLLs switching, Y2-to-Y9		130	180	ps
	Output alreu (4)	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5 or Y6-to-Y9			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
CDCE	949 – LVCMOS FOR V <sub>DDOUT</sub> =	2.5 V				
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = -0.1 mA	2.2			
V <sub>OH</sub>	LVCMOS high-level output voltage	V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = -6 mA	1.7			V
	voltago	V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = -10 mA	1.6			
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 6 mA			0.5	V
	voltago	V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 10 mA			0.7	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		3.4		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 2.5 V (20%–80%)		0.8		ns
	Overlap to everlap $iittar(2)(3)$	1 PLL switching, Y2-to-Y3		60	90	ps
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2) (3)</sup>	4 PLLs switching, Y2-to-Y9		120	170	
	Peak-to-peak period jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3		70	100	ps
t <sub>jit(per)</sub>	(3)	4 PLLs switching, Y2-to-Y9		130	180	
		f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5 or Y6-to-Y9			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
CDCEI	-949 – LVCMOS FOR VDDOUT =	= 1.8 V				
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OH</sub> = -0.1 mA	1.6			
V <sub>он</sub>	LVCMOS high-level output	$V_{\text{DDOUT}} = 1.7 \text{ V}, \text{ I}_{\text{OH}} = -4 \text{ mA}$	1.4			V
	voltage	$V_{\text{DDOUT}} = 1.7 \text{ V}, \text{ I}_{\text{OH}} = -8 \text{ mA}$	1.1			
		$V_{\text{DDOUT}} = 1.7 \text{ V}, \text{ I}_{\text{OL}} = 0.1 \text{ mA}$			0.1	
V <sub>OL</sub>	LVCMOS low-level output	$V_{\text{DDOUT}} = 1.7 \text{ V}, \text{ I}_{\text{OL}} = 4 \text{ mA}$			0.3	V
	voltage	$V_{\text{DDOUT}} = 1.7 \text{ V}, \text{ I}_{\text{OL}} = 8 \text{ mA}$			0.6	

#### over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		2.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 1.8 V (20%–80%)		0.7		ns
	$C_{vale}$ to evale $iitter(2)(3)$	1 PLL switching, Y2-to-Y3		70	120	ps
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2) (3)</sup>	4 PLLs switching, Y2-to-Y9		120	170	
	Peak-to-peak period jitter <sup>(2)</sup>	1 PLL switching, Y2-to-Y3		90	140	ps
t <sub>jit(per)</sub>	(3)	4 PLLs switching, Y2-to-Y9		130	190	
	Output skew <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	ps
t <sub>sk(o)</sub>		f <sub>OUT</sub> = 50 MHz, Y2-to-Y5 or Y6-to-Y9			160	
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
SDA A	ND SCL		1			
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V, I <sub>I</sub> = -18 mA			-1.2	V
I <sub>IH</sub>	SCL and SDA input current	$V_{I} = V_{DD}, V_{DD} = 1.9 V$			±10	μA
V <sub>IH</sub>	SDA/SCL input high voltage <sup>(6)</sup>		0.7 × V <sub>DD</sub>			V
VIL	SDA/SCL input low voltage <sup>(6)</sup>				$0.3 \times V_{DD}$	V
V <sub>OL</sub>	SDA low-level output voltage	I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 1.7 V			$0.2 \times V_{DD}$	V
CI	SCL/SDA input capacitance	V <sub>I</sub> = 0 V or V <sub>DD</sub>		3	10	pF

(1) All typical values are at respective nominal V<sub>DD</sub>.

(2) 10000 cycles.

(3) Jitter depends on device configuration. Data is taken under the following conditions: 1-PLL: f<sub>IN</sub> = 27 MHz, Y2/3 = 27 MHz, (measured at Y2), 4-PLL: f<sub>IN</sub> = 27 MHz, Y2/3 = 27 MHz, (manured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz, Y8/9 = 48 MHz.

(4) The t<sub>sk(o)</sub> specification is only valid for equal loading of each bank of outputs and outputs are generated from the same divider; data sampled on rising edge (t<sub>r</sub>).

(5) odc depends on output rise- and fall-time  $(t_r/t_f)$ .

(6) SDA and SCL pins are 3.3-V tolerant.

## **5.6 EEPROM Specification**

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	1000			cycles
EEret	Data retention	10			years

## 5.7 Timing Requirements: CLK\_IN

			MIN	NOM MAX	UNIT
france	LVCMOS clock input frequency	PLL bypass mode	0	160	MHz
T(CLK)	EVEMOS clock input nequency	8	160		
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time CLK signal (20% to 80%)		3	ns	
duty <sub>CLK</sub>	Duty cycle CLK at V <sub>DD</sub> / 2	40%	60%		

## 5.8 Timing Requirements: SDA/SCL

over operating free-air temperature range (unless otherwise noted; see Figure 7-9)

			MIN	NOM MA	X UNIT
free	SCL clock frequency	Standard mode	0	10	0 kHz
'(SCL)		Fast mode	0	40	
START setup time (SCL high before		Standard mode	4.7		
t <sub>su(START)</sub>		Fast mode	0.6		μs




over operating free-air temperature range (unless otherwise noted; see Figure 7-9)

			MIN	NOM	MAX	UNIT		
	START hold time (SCL low after SDA	Standard mode	4					
t <sub>h(START)</sub>	low)	Fast mode	0.6			μs		
•	SCI low pulse duration	Standard mode	4.7					
t <sub>w(SCLL)</sub>	SCL low-pulse duration	Fast mode	1.3			μs		
+		Standard mode	4					
t <sub>w(SCLH)</sub>	SCL high-pulse duration	Fast mode	0.6			μs		
t <sub>h(SDA)</sub>	SDA hold time (SDA valid after SCL	Standard mode	0		3.45	μs		
	low)	Fast mode	0		0.9			
+	SDA setup time	Standard mode	250			ne		
t <sub>su(SDA)</sub>		Fast mode	100			ns		
+	SCL/SDA input rise time	Standard mode			1000	20		
t <sub>r</sub>	SCL/SDA input rise time	Fast mode			300	ns		
t <sub>f</sub>	SCL/SDA input fall time				300	ns		
+	STOP setup time	Standard mode	4					
t <sub>su(STOP)</sub>	STOR Setup time	Fast mode	0.6			μs		
+	Bus free time between a STOP and	Standard mode	4.7					
t <sub>BUF</sub>	START condition	Fast mode	1.3			μs		




## **5.9 Typical Characteristics**






## **6** Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

#### Figure 6-1. Test Load



Copyright © 2016, Texas Instruments Incorporated

Figure 6-2. Test Load for 50-Ω Board Environment



## 7 Detailed Description

## 7.1 Overview

The CDCE949 and CDCEL949 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to nine output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using one of the four integrated configurable PLLs.

The CDCEx949 has separate output supply pins,  $V_{DDOUT}$ , which is 1.8 V for CDCEL949 and 2.5 V to 3.3 V for CDCE949.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of 0-ppm audio and video, networking (WLAN, Bluetooth, Ethernet, GPS), or Interface (USB, IEEE1394, memory stick) clocks from a reference input frequency such as 27 MHz.

All PLLs support spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking. This is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.


The device supports non-volatile EEPROM programming for easy customization of the device to the application. The internal EEPROM of the CDCEx949 is preset to a factory-default configuration (see *Default Device Setting*). The EEPROM can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA and SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for the output-disable function.

The CDCEx949 operates in a 1.8-V environment within a temperature range of -40°C to 85°C.



## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

## 7.3.1 Control Terminal Setting

The CDCEx949 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection  $\rightarrow$  spread type and spread amount selection
- Frequency selection  $\rightarrow$  switching between any of two user-defined frequencies
- Output state selection  $\rightarrow$  output configuration and power down control

The user can predefine up to eight different control settings. Table 7-1 and Table 7-2 explain these settings.

Table 7-1. Control Terminal Definition	Table 7-'	. Control	Terminal	Definition
--	-----------	-----------	----------	------------

EXTERNAL CONTROL BITS	PLL1 SETTING				PLL3 SETTING			PLL4 SETTING			Y1 SETTING		
Control Function	PLL Freque ncy Selecti on	SSC Selection	Output Y2/Y3 Selectio n	PLL Frequenc y Selection	SSC Selectio n	Output Y4/Y5 Selection	PLL Frequen cy Selection	SSC Selectio n	Output Y6/Y7 Selection	PLL Frequen cy Selectio n	SSC Selectio n	Output Y8/Y9 Selection	Output Y1 and Power Down Selection

#### Table 7-2. PLLx Setting (Can Be Selected for Each PLL Individual)

SSC SELECTION (CENTER/DOWN) <sup>(1)</sup>								
	SSCx [3-bits]	CENTER	DOWN					
0	0	0	0% (off)	0% (off)				
0	0	1	±0.25%	-0.25%				

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 13

SSC SELECTION (CENTER/DOWN) <sup>(1)</sup>								
	SSCx [3-bits]		CENTER	DOWN				
0	1	0	±0.5%	-0.5%				
0	1	1	±0.75%	-0.75%				
1	0	0	±1%	-1%				
1	1 0		±1.25%	-1.25%				
1	1	0	±1.5%	-1.5%				
1	1	1	±2%	-2%				
	FF	REQUENCY SELEC	TION <sup>(2)</sup>					
	FSx	FUNCTION						
	0	Frequency0						
	1		Frequency1					
	OUT	PUT SELECTION <sup>(3)</sup>	(Y2 Y9)					
١	ſxYx	FUNCTION						
	0	State0						
	1	State1						

Table 7-2. PLLx Setting (Can Be Selected for Each PLL Individual) (continued)

(1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register

(2) Frequency0 and Frequency1 can be any frequency within the specified  $f_{VCO}$  range

(3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low, or active

Y1 SELECTION							
Y1	FUNCTION						
0	State 0						
1	State 1						

# Table 7-3. Y1 Setting<sup>(1)</sup>

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

S1/SDA and S2/SCL pins of the CDCEx949 are dual function pins. In default configuration they are defined as SDA/SCL for the serial interface. They can be programmed as control-pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes to the Control register (Bit [6] of Byte [02]) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is not a multi-use pin and is a control pin only.

## 7.3.2 Default Device Setting

The internal EEPROM of CDCEx949 is preconfigured as shown in Figure 7-1 (the input frequency is passed through to the output as a default). This allows the device to operate in default mode without the extra production step of programming. The default setting appears after power is supplied or after power-down or power-up sequence until the setting is re-programmed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL Interface.






Figure 7-1. Default Device Setting

Table 7-4 shows the factory default setting for the Control Terminal Register (external control pins). In normal operation, all 8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be selected with S0, as S1 and S2 configured as programming pins in default mode.

			Y1	PLI	_1 SETT	ING	PLL2 SETTING			PLL3 SETTING			PLL3 SETTING		
	TERNAL ROL PIN		OUTPUT SELECT	FREQ. SELECT	SSC SEL.	OUTPUT SELECT									
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7	FS4	SSC4	Y8Y9
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	0	3-state	f <sub>VCO1_0</sub>	off	3-state	f <sub>VCO2_0</sub>	off	3-state	f <sub>VCO3_0</sub>	off	3-state	f <sub>VCO4_0</sub>	off	3-state
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	1	enabled	f <sub>VCO1_0</sub>	off	enabled	f <sub>VCO2_0</sub>	off	enabled	f <sub>VCO3_0</sub>	off	enabled	f <sub>VCO4_0</sub>	off	enabled

 Table 7-4. Factory Default Setting for Control Terminal Register

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. However, S0 is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

## 7.3.3 SDA/SCL Serial Interface

The CDCEx949 operates as a target device of the 2-wire serial SDA/SCL bus, compatible with the popular *SMBus* or  $I^2C$  *Bus* specification. The device operates in the standard-mode transfer (up to 100 kbps) and fast-mode transfer (up to 400 kbps) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCEx949 are dual function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be re-programmed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02, Bit [6].






Figure 7-2. Timing Diagram for SDA/SCL Serial Control Interface

## 7.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction all bytes defined in the Byte Count has to be readout to correctly finish the read cycle.

After a byte is sent, the byte is written into the internal register and is effective immediately. This applies to each transferred byte independent of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read during the programming sequence (Byte Read or Block Read). The programming status can be monitored by reading *EEPIP*, Byte 01–Bit [6].

The offset of the indexed byte is encoded in the command code, as described in Table 7-5.

DEVICE	A6	A5	A4	A3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/ W
CDCEx913	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

### Table 7-5. Target Receiver Address (7 Bits)

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.


## 7.4 Device Functional Modes

#### 7.4.1 SDA/SCL Hardware Interface

Figure 7-3 shows how the CDCEx949 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistor value ( $R_P$ ) depends on the supply voltage, bus capacitance and number of connected devices. The recommended pullup value is 4.7 k $\Omega$ . The value must meet the minimum sink current of 3 mA at  $V_{OLmax}$  = 0.4 V for the output stages (for more details, see *SMBus* or *I*<sup>2</sup>*C Bus* specification).








## 7.5 Programming

#### Table 7-6. Command Code Definition

BIT	DESCRIPTION
7	0 = <i>Block Read</i> or <i>Block Write</i> operation 1 = <i>Byte Read</i> or <i>Byte Write</i> operation
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.

## Figure 7-4. Generic Programming






Data Byte

A P

17


#### CDCE949, CDCEL949 SCAS844G - AUGUST 2007 - REVISED JANUARY 2024





Data Byte 0 Bits [7:0] are reserved for Revision Code and Vendor Identification. The Data Byte 0 is used for internal test purpose and must not be overwritten.

## Figure 7-7. Block Write Programming








Figure 7-9. Timing Diagram for the SDA/SCL Serial Control Interface



## 8 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The CDCEx949 device is an easy-to-use high-performance, programmable CMOS clock synthesizer. The device can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCEx949 features an on-chip loop filter and Spread-spectrum modulation. Programming can be done through SPI, pin-mode, or using on-chip EEPROM. This section shows some examples of using CDCEx949 in various applications.

## 8.2 Typical Application

Figure 8-1 shows the use of the CDCEx949 devices for replacement of crystals and crystal oscillators on a Gigabit Ethernet Switch application.




## Figure 8-1. Crystal and Oscillator Replacement Example

#### 8.2.1 Design Requirements

CDCEx949 supports spread spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular)
- Center spread / down spread (± or –)






## Figure 8-2. Modulation Frequency (fm) and Modulation Amount

## 8.2.2 Detailed Design Procedure

## 8.2.2.1 Spread Spectrum Clock (SSC)

Spread spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%,  $\pm$ 0.5,  $\pm$ 1%, and  $\pm$ 2% SSC

## Figure 8-3. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

## 8.2.2.2 PLL Frequency Planning

At a given input frequency ( $f_{IN}$ ), use Equation 1 to calculate the output frequency ( $f_{OUT}$ ) of the CDCEx949.

$$f_{\rm OUT} = \frac{f_{\rm IN}}{{\rm Pdiv}} \times \frac{{\rm N}}{{\rm M}}$$
(1)

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL
- Pdiv (1 to 127) is the output divider

Use Equation 2 to calculate the target VCO frequency ( $f_{VCO}$ ) of each PLL.

$$f_{\rm VCO} = f_{\rm IN} \times \frac{\rm N}{\rm M}$$
<sup>(2)</sup>



The PLL internally operates as fractional divider and requires the following multiplier/divider settings:

• N  $P = 4 - int(log_2N/M; if P < 0 then P = 0$ Q = int(N'/M) $R = N' - M \times Q$ where  $N' = N \times 2^{P}$  $N \ge M;$ 80 MHz  $\leq f_{VCO} \leq$  230 MHz  $16 \le Q \le 63$  $0 \le P \le 4$  $0 \le R \le 51$ Example: for  $f_{IN}$  = 27 MHz; M = 1; N = 4; Pdiv = 2 for  $f_{IN}$  = 27 MHz; M = 2; N = 11; Pdiv = 2  $\rightarrow f_{OUT}$  = 54 MHz  $\rightarrow$  f<sub>OUT</sub> = 74.25 MHz  $\rightarrow$  f<sub>VCO</sub> = 108 MHz  $\rightarrow$  f<sub>VCO</sub> = 148.50 MHz  $\rightarrow$  P = 4 - int(log<sub>2</sub>4) = 4 - 2 = 2  $\rightarrow$  P = 4 - int(log<sub>2</sub>5.5) = 4 - 2 = 2  $\rightarrow$  N' = 4 × 2<sup>2</sup> = 16  $\rightarrow$  N' = 11 × 2<sup>2</sup> = 44  $\rightarrow$  Q = int(16) = 16  $\rightarrow$  Q = int(22) = 22  $\rightarrow$  R = 16 - 16 = 0  $\rightarrow$  R = 44 - 44 = 0 The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock<sup>™</sup> software.

## 8.2.2.3 Crystal Oscillator Start-Up

When the CDCEx949 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 µs compared to approximately 10 µs of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.





Figure 8-4. Crystal Oscillator Start-Up vs PLL Lock Time



### 8.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCEx949 is adjusted for media and other applications with the VCXO control input  $V_{Ctrl}$ . If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.



#### Figure 8-5. Frequency Adjustment Using PWM Input to the VCXO Control

#### 8.2.2.5 Unused Inputs and Outputs

If VCXO pulling functionality is not required, leave  $V_{Ctrl}$  floating. Set all other unused inputs to GND. Leave unused outputs floating.

If one output block is not used, TI recommends disabling the that output block. However, TI always recommends providing the supply for the second output block even if the second output block is disabled.


#### 8.2.2.6 Switching Between XO and VCXO Mode

When the CDCEx949 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:


- 1. While in XO mode, put Vctrl = Vdd/2
- 2. Switch from X0 mode to VCXO mode
- 3. Program the internal capacitors to obtain 0 ppm at the output.

## 8.2.3 Application Curves

Figure 8-6, Figure 8-7, Figure 8-8, and Figure 8-9 show CDCEx949 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.







## 8.3 Power Supply Recommendations

There is no restriction on the power-up sequence. In case the  $V_{DDOUT}$  is applied first, TI recommends grounding the  $V_{DD}$ . In case the  $V_{DDOUT}$  is powered while  $V_{DD}$  is floating, there is a risk of high current flowing on the  $V_{DDOUT}$ .

The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If there is a 3.3-V  $V_{DDOUT}$  available before the 1.8-V, the outputs stay disabled until the 1.8-V supply reaches a certain level.

## 8.4 Layout

## 8.4.1 Layout Guidelines

When the CDCEx949 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care placing the crystal units on the board. Crystals must be placed as close to the device as possible so that the routing lines from the crystal terminals to XIN and XOUT have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it can be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

Figure 8-10 shows a conceptual layout detailing recommended placement of power supply bypass capacitors on the basis of CDCEx949. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

Copyright © 2024 Texas Instruments Incorporated



## 8.4.2 Layout Example

1 4 8166 C253 C253 C253 C253	R168 C259
1 Place crystal with associated load caps as close to the chip	2 Place series termination resistors at Clock outputs to improve signal integrity
3 Place bypass caps close to the device pins, ensure wide freq. range	4 Use ferrite beads to isolate the device supply pins from board noise sources

Figure 8-10. Annotated Layout



## 9 Register Maps

## 9.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCEx949. All settings can be manually written to the device through the SDA/SCL bus, or are easily programmable by using the TI Pro Clock software. TI Pro Clock software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 9-3
10h	PLL1 configuration register	Table 9-4
20h	PLL2 configuration register	Table 9-5
30h	PLL3 configuration register	Table 9-6
40h	PLL4 configuration register	Table 9-7

#### Table 9-1. SDA/SCL Registers

The grey-highlighted Bits described in the configuration registers tables on the following pages, belong to the Control Pin Register. The user can predefine up to eight different control settings. These settings can then be selected by the external control pins, S0, S1, and S2 (see *Control Terminal Setting*).

EXT	FERI	NAL	Y1	Pl	LL1 SETTIN	١G	PL	PLL2 SETTING PLL3 SETTING PLL4			L4 SETTIN	4 SETTING			
_		-	OUTPUT SELECT	FREQ SELECT	SSC SELECT	OUTPUT SELECT	FREQ SELECT	SSC SELECT	OUTPUT SELECT	FREQ SELECT	SSC SELECT	OUTPUT SELECT	FREQ SELECT	SSC SELECT	OUTPUT SELECT
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7	FS4	SSC4	Y8Y9
0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	FS3_0	SSC3_0	Y6Y7_0	FS4_0	SSC4_0	Y8Y9_0
0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	FS3_1	SSC3_1	Y6Y7_1	FS4_1	SSC4_1	Y8Y9_1
0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	FS3_2	SSC3_2	Y6Y7_2	FS4_2	SSC4_2	Y8Y9_2
0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	FS3_3	SSC3_3	Y6Y7_3	FS4_3	SSC4_3	Y8Y9_3
1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	FS3_4	SSC3_4	Y6Y7_4	FS4_4	SSC4_4	Y8Y9_4
1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	FS3_5	SSC3_5	Y6Y7_5	FS4_5	SSC4_5	Y8Y9_5
1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	FS3_6	SSC3_6	Y6Y7_6	FS4_6	SSC4_6	Y8Y9_6
1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	FS3_7	SSC3_7	Y6Y7_7	FS4_7	SSC4_7	Y8Y9_7
	Addr ffset		04h	13h	10h-12h	15h	23h	20h-22h	25h	33h	30h-32h	35h	43h	40h-42h	45h

### Table 9-2. Configuration Register, External Control Pins

(1) Address Offset refers to the byte address in the Configuration Register on following pages.

#### Table 9-3. Generic Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7	E_EL	xb	Device Identification (read only): '1' is CDCE949 (3.3V), '0' is CDCEL949 (1.8V)
00h	6:4	RID	Xb	Revision Identification Number (read only)
	3:0	VID	1h	Vendor Identification Number (read only)
	7	-	0b	Reserved - always write 0
	6	EEPIP	0b	EEPROM Programming         0 – EEPROM programming is completed           Status <sup>(4)</sup> : (read only)         1 – EEPROM is in programming mode
	5 EELOCK 00		0b	Permanently Lock EEPROM         0 – EEPROM is not locked           Data <sup>(5)</sup> :         1 – EEPROM is permanently locked
01h			0b	Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. 0 – device active (all PLLs and all outputs are enabled) 1 – device power down (all PLLs in power down and all outputs in 3-State)
	3:2	INCLK	00b	Input clock selection: 00 – X-tal 10 – LVCMOS 01 – VCXO 11 – reserved
	1:0	TARGET_ADR	00b	Programmable Address Bits A0 and A1 of the Target Receiver Address

Copyright © 2024 Texas Instruments Incorporated



Table 9-3. Generic Configuration Register (continued)								
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
	7	M1	1b	Clock source selection for output Y1: 0 – input clock 1 – PLL1 clock				
				Operation mode selection for pin 22/23 <sup>(6)</sup>				
	6	SPICON	0b	0 – serial programming interface SDA (pin 23) and SCL (pin 22) 1 – control pins S1 (pin 23) and S2 (pin 22)				
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition (applies to Y1_ST1 and Y1_ST0)				
	3:2 Y1_ST0 01b		01b	<ul> <li>00 – device power down (all PLLs in power down and all outputs in 3-state)</li> <li>01 – Y1 disabled to 3-state</li> <li>10 – Y1 disabled to low</li> <li>11 – Y1 enabled (normal operation)</li> </ul>				
	1:0	Pdiv1 [9:8]	0045	10-Bit Y1-Output-Divider 0 – divider reset and stand-by				
03h	7:0	Pdiv1 [7:0]	001h	Pdiv1: 1-to-1023 – divider value				
	7	Y1_7	0b	Y1_x State Selection <sup>(7)</sup>				
	6	Y1_6	0b					
	5	Y1_5	0b	0 – State0 (predefined by Y1-State0 Definition [Y1_ST0]) 1 – State1 (predefined by Y1-State1 Definition [Y1_ST1])				
04h	4	Y1_4	0b					
0411	3	Y1_3	0b					
	2	Y1_2	0b					
	1	Y1_1	1b					
	0	Y1_0	0b					
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection <sup>(8)</sup> : $\begin{array}{c} 00h \rightarrow 0 \text{ pF} \\ 01h \rightarrow 1 \text{ pF} \\ 02h \rightarrow 2 \text{ pF} \\ 14h-to-1Fh \rightarrow 20 \text{ pF} \\ \end{array}$				
	2:0	—	0b	Reserved - do not write others than 0				
	7:1	BCOUNT	50h	7-Bit Byte Count (Defines the number of Bytes which is sent from this device at the next Block Read transfer; all bytes must be read out to correctly finish the read cycle.)				
06h				Initiate EEPROM Write Cycle <sup>(4) (9)</sup>				
	0	EEWRITE	0b	0 – no EEPROM write cycle 1 – start EEPROM write cycle (internal configuration register is saved to the EEPROM)				
07h-0Fh	-	_	0h	Reserved – do not write others than 0				

#### Table 9-3. Generic Configuration Register (continued)

(1) Writing data beyond 50h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless custom setting is used.

(4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. Data, however, can be read during the programming sequence (Byte Read or Block Read).

- (5) If this bit is set high in the EEPROM, the actual data in the EEPROM is permanently locked, and no further programming is possible. Data, however can still be written through the SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM
- (6) Selection of *control-pins* is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two target receiver address bits are reset to A0 = 0 and A1 = 0.
- (7) These are the bits of the Control Pin Register. The user can predefine up to eight different control settings. These settings can then be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C<sub>1</sub>, C<sub>2</sub>) must be used to achieve the best clock performance. External capacitors must be used only to do a fine adjustment of C<sub>L</sub> by few pF. The value of C<sub>L</sub> can be programmed with a resolution of 1 pF for a total crystal load range of 0 pF to 20 pF. For C<sub>L</sub> > 20 pF use additional external capacitors. Also, the device input capacitance must be considered; this adds 1.5 pF (6 pF, 2 pF) to the selected C<sub>L</sub>. For more information about VCXO configuration and crystal recommendations, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) NOTE: The EEPROM WRITE bit must be sent last to make sure the contents of all internal registers are written into the EEPROM. The EEWRITE cycle is initiated by the rising edge of the EEWRITE-Bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE-Bit must be reset low after the programming is completed. The programming status can be monitored by readout EEPIP. If EELOCK is set high, no EEPROM programming is possible.



			Table 9-4.	PLL1 Configuration Register
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) <sup>(4)</sup>
10h	4:2	SSC1_6 [2:0]	000b	
	1:0	SSC1_5 [2:1]	0001	Down Center
	7	SSC1_5 [0]	- 000b	000 (off) 000 (off)
	6:4	SSC1_4 [2:0]	000b	$ \begin{array}{cccc} 001-0.25\% & 001\pm0.25\% \\ 010-0.5\% & 010\pm0.5\% \end{array} $
11h	3:1	SSC1_3 [2:0]	000b	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	0	SSC1_2 [2]	0001	- 100 - 1.0% 100 ± 1.0% 101 - 1.25% 101 ± 1.25%
	7:6	SSC1_2 [1:0]	- 000b	110 – 1.5% 110 ± 1.5%
12h	5:3	SSC1_1 [2:0]	000b	- 111 - 2.0% 111 ± 2.0%
	2:0	SSC1_0 [2:0]	000b	
	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection <sup>(4)</sup>
	6	FS1_6	0b	
	5	FS1_5	0b	
126	4	FS1_4	0b	
13h	3	FS1_3	0b	<ul> <li>0 - f<sub>VCO1_0</sub> (predefined by PLL1_0 - Multiplier/Divider value)</li> <li>1 - f<sub>VCO1_1</sub> (predefined by PLL1_1 - Multiplier/Divider value)</li> </ul>
	2	FS1_2	0b	
	1	FS1_1	0b	
	0	FS1_0	0b	
	7	MUX1	1b	PLL1 Multiplexer: 0 – PLL1 1 – PLL1 Bypass (PLL1 is in power down)
	6	M2	1b	Output Y2 Multiplexer: 0 - Pdiv1 1 - Pdiv2
14h	5:4	М3	10b	Output Y3 Multiplexer: 00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved
	3:2	Y2Y3_ST1	11b	00 – Y2/Y3 disabled to 3-State (PLL1 is in power down)
	1:0	Y2Y3_ST0	01b	Y2, Y3-       01 – Y2/Y3 disabled to 3-State (PLL1 on)         State0/1definition:       10–Y2/Y3 disabled to low (PLL1 on)         11 – Y2/Y3 enabled (normal operation, PLL1 on)
	7	Y2Y3_7	Ob	Y2Y3_x Output State Selection <sup>(4)</sup>
	6	 Y2Y3_6	Ob	
	5	Y2Y3_5	Ob	
451	4	Y2Y3_4	0b	
15h	3	Y2Y3_3	Ob	0 – state0 (predefined by Y2Y3_ST0) 1 – state1 (predefined by Y2Y3_ST1)
	2	Y2Y3_2	0b	
	1	Y2Y3_1	1b	
	0	Y2Y3_0	0b	
404	7	SSC1DC	Ob	PLL1 SSC down/center selection: 0 – down 1 – center
16h	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2: 0 – reset and stand-by 1-to-127 – divider value
	7	—	0b	Reserved – do not write others than 0
17h	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3: 0 – reset and stand-by 1-to-127 – divider value



#### Table 9-4. PLL1 Configuration Register (continued)

(1)	(2)			Configuration Register (continu	,	
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCR	RIPTION	
18h	7:0	PLL1_0N [11:4	004h			
19h	7:4	PLL1_0N [3:0]	00411			
1911	3:0	PLL1_0R [8:5]	000h			
1Ah	7:3	PLL1_0R[4:0]	00011	PLL1_0 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for free (for more information, see <i>PLL Frequency Plar</i>		
IAII	2:0	PLL1_0Q [5:3]	- 10h	(		
	7:5	PLL1_0Q [2:0]				
	4:2	PLL1_0P [2:0]	010b			
1Bh	1:0	VCO1_0_RANGE	00b	$f_{VCO1_0}$ range selection: $01 - 125$ I $10 - 150$ I	<sub>_0</sub> < 125 MHz MHz ≤ f <sub>VCO1_0</sub> < 150 MHz MHz ≤ f <sub>VCO1_0</sub> < 175 MHz _ <sub>0</sub> ≥ 175 MHz	
1Ch	7:0	PLL1_1N [11:4]	004h	004		
1Dh	7:4	PLL1_1N [3:0]	004n			
IDII	3:0	PLL1_1R [8:5]	000h			
1Eh	7:3	PLL1_1R[4:0]	00011	PLL1_1 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for free (for more information, see <i>PLL Frequency Plan</i>	equency f <sub>VCO1_1</sub>	
IEN	2:0	PLL1_1Q [5:3]	10h			
	7:5	PLL1_1Q [2:0]				
	4:2	PLL1_1P [2:0]	010b			
1Fh	1:0	VCO1_1_RANGE	00b	$f_{VCO1_1}$ range selection: $01 - 125$ I $10 - 150$ I	l_1 < 125 MHz MHz ≤ f <sub>VCO1_1</sub> < 150 MHz MHz ≤ f <sub>VCO1_1</sub> < 175 MHz _1 ≥ 175 MHz	

(1) Writing data beyond 50h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

(5) PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096

#### Table 9-5. PLL2 Configuration Register

0 (1)	(2)	105010/11		
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection (Modulation Amount) <sup>(4)</sup>
20h	4:2	SSC2_6 [2:0]	000b	
	1:0	SSC2_5 [2:1]	000b	Down Center
	7	SSC2_5 [0]	4000	000 (off) 000 (off)
045	6:4	SSC2_4 [2:0]	000b	001 - 0.25% 001 ± 0.25% 010 - 0.5% 010 ± 0.5%
21h	3:1	SSC2_3 [2:0]	000b	011 - 0.75% 011 ± 0.75%
	0	SSC2_2 [2]	0001-	100 – 1.0% 101 – 1.25% 101 ± 1.25%
	7:6	SSC2_2 [1:0]	000b	110 – 1.5% 110 ± 1.5%
22h	5:3	SSC2_1 [2:0]	000b	111 – 2.0% 111 ± 2.0%
	2:0	SSC2_0 [2:0]	000b	
	7	FS2_7	0b	FS2_x: PLL2 Frequency Selection <sup>(4)</sup>
	6	FS2_6	0b	
	5	FS2_5	0b	
23h	4	FS2_4	0b	
2311	3	FS2_3	0b	$0 - f_{VCO2_0}$ (predefined by PLL2_0 – Multiplier/Divider value) $1 - f_{VCO2_1}$ (predefined by PLL2_1 – Multiplier/Divider value)
	2	FS2_2	0b	
	1	FS2_1	0b	
	0	FS2_0	0b	



### Table 9-5. PLL2 Configuration Register (continued)

	Table 9-5. PLL2 Configuration Register (continued)						
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>		DESCRIPTION		
	7	MUX2	1b	PLL2 Multiplexer:	0 – PLL2 1 – PLL2 Bypass (PLL2 is in power down)		
	6	M4	1b	Output Y4 Multiplexer:	0 – Pdiv2 1 – Pdiv4		
24h	5:4	М5	10Ь	Output Y5 Multiplexer:	00 – Pdiv2-Divider 01 – Pdiv4-Divider 10 – Pdiv5-Divider 11 – reserved		
	3:2	Y4Y5_ST1	11b		00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)		
	1:0	Y4Y5_ST0	01b	Y4, Y5- State0/1definition:	01 – Y4/Y5 disabled to 3-State (PLL2 on) 10–Y4/Y5 disabled to low (PLL2 on) 11 – Y4/Y5 enabled (normal operation, PLL2 on)		
	7	Y4Y5_7	0b	Y4Y5_x Output State Se	lection <sup>(4)</sup>		
	6	Y4Y5_6	0b				
	5	Y4Y5_5	0b				
051	4	Y4Y5_4	0b				
25h	3	Y4Y5_3	0b	0 – state0 (predefin 1 – state1 (predefin			
	2	Y4Y5_2	0b				
	1	Y4Y5_1	1b				
	0	Y4Y5_0	0b				
26h	7	SSC2DC	Ob	PLL2 SSC down/center	selection: 0 – down 1 – center		
2011	6:0	Pdiv4	01h	7-Bit Y4-Output-Divider	Pdiv4: 0 – reset and stand-by 1-to-127 – divider value		
	7	—	0b	Reserved – do not write others than 0			
27h	6:0	Pdiv5	01h	7-Bit Y5-Output-Divider	Pdiv5: 0 – reset and stand-by 1-to-127 – divider value		
28h	7:0	PLL2_0N [11:4	004h				
29h	7:4	PLL2_0N [3:0]	00411				
2311	3:0	PLL2_0R [8:5]	000h				
2Ah	7:3	PLL2_0R[4:0]	00011		ier/Divider value for frequency f <sub>VCO2_0</sub> e <i>PLL Frequency Planning</i> ).		
27 (11	2:0	PLL2_0Q [5:3]	- 10h				
	7:5	PLL2_0Q [2:0]					
	4:2	PLL2_0P [2:0]	010b				
2Bh	1:0	VCO2_0_RANGE	00Ь	f <sub>VCO2_0</sub> range selection:	00 – f <sub>VCO2_0</sub> < 125 MHz 01 – 125 MHz ≤ f <sub>VCO2_0</sub> < 150 MHz 10 – 150 MHz ≤ f <sub>VCO2_0</sub> < 175 MHz 11 – f <sub>VCO2_0</sub> ≥ 175 MHz		
2Ch	7:0	PLL2_1N [11:4]	00.41				
	7:4	PLL2_1N [3:0]	- 004h				
2Dh	3:0	PLL2_1R [8:5]	0005	1			
<u>م</u> ۲۲	7:3	PLL2_1R[4:0]	- 000h	PLL2_1 <sup>(5)</sup> : 30-Bit Multip	ier/Divider value for frequency f <sub>VCO1_1</sub>		
2Eh	2:0	PLL2_1Q [5:3]	105		or EE rioquonoy rianning).		
	7:5	PLL2_1Q [2:0]	- 10h				
	4:2	PLL2_1P [2:0]	010b	1			
2Fh	1:0	VCO2_1_RANGE	00b	f <sub>VCO2_1</sub> range selection:	00 – f <sub>VCO2_1</sub> < 125 MHz 01 – 125 MHz ≤ f <sub>VCO2_1</sub> < 150 MHz 10 – 150 MHz ≤ f <sub>VCO2_1</sub> < 175 MHz 11 – f <sub>VCO2_1</sub> ≥ 175 MHz		

(1) Writing data beyond 50h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

(5) PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096



			Table 9-6.	. PLL3 Configuration Register		
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION		
	7:5	SSC3_7 [2:0]	000b	SSC3: PLL3 SSC Selection (Modulation Amount) <sup>(4)</sup>		
30h	4:2	SSC3_6 [2:0]	000b			
	1:0	SSC3_5 [2:1]	000b	Down Center		
	7	SSC3_5 [0]	0000	000 (off) 000 (off)		
31h	6:4	SSC3_4 [2:0]	000b	001 - 0.25% 001 ± 0.25% 010 - 0.5% 010 ± 0.5%		
om	3:1	SSC3_3 [2:0]	000b	011 - 0.75% 011 ± 0.75%		
	0	SSC3_2 [2]	000b	100 – 1.0% 100 ± 1.0% 101 – 1.25% 101 ± 1.25%		
	7:6	SSC3_2 [1:0]	0000	110 – 1.5% 110 ± 1.5%		
32h	5:3	SSC3_1 [2:0]	000b	111 – 2.0% 111 ± 2.0%		
	2:0	SSC3_0 [2:0]	000b			
	7	FS3_7	0b	FS3_x: PLL3 Frequency Selection <sup>(4)</sup>		
	6	FS3_6	0b			
	5	FS3_5	0b			
33h	4	FS3_4	0b			
3311	3	FS3_3	0b	0 – f <sub>VCO3_0</sub> (predefined by PLL3_0 – Multiplier/Divider value) 1 – f <sub>VCO3_1</sub> (predefined by PLL3_1 – Multiplier/Divider value)		
	2	FS3_2	0b	- · · · · · · · · · · · · · · · · · · ·		
	1	FS3_1	0b			
	0	FS3_0	0b			
	7	MUX3	1b	PLL3 Multiplexer: 0 – PLL3 1 – PLL3 Bypass (PLL3 is in power down)		
	6	M6	1b	Output Y6 Multiplexer: 0 - Pdiv4 1 - Pdiv6		
34h	5:4	M7	10b	Output Y7 Multiplexer: 00 - Pdiv4-Divider 01 - Pdiv6-Divider 10 - Pdiv7-Divider 11 - reserved		
	3:2	Y6Y7_ST1	11b	00 – Y6/Y7 disabled to 3-State (PLL3 is in power down)		
	1:0	Y6Y7_ST0	01b	Y6, Y7-       01 – Y6/Y7 disabled to 3-State (PLL3 on)         State0/1definition:       10 – Y6/Y7 disabled to low (PLL3 on)         11 – Y6/Y7 enabled (normal operation, PLL3 on)		
	7	Y6Y7_7	0b	Y6Y7_x Output State Selection <sup>(4)</sup>		
	6	Y6Y7_6	0b			
	5	Y6Y7_5	0b			
	4	Y6Y7_4	0b			
35h	3	Y6Y7_3	0b	0 – state0 (predefined by Y6Y7_ST0) 1 – state1 (predefined by Y6Y7_ST1)		
	2	Y6Y7_2	0b			
	1	Y6Y7_1	1b			
	0	Y6Y7_0	0b			
36h	7	SSC3DC	0b	PLL3 SSC down/center selection: 0 - down 1 - center		
3011	6:0	Pdiv6	01h	7-Bit Y6-Output-Divider Pdiv6:       0 – reset and stand-by         1-to-127 – divider value		
	7	_	0b	Reserved – do not write others than 0		
37h	6:0	Pdiv7	01h	7-Bit Y7-Output-Divider Pdiv7: 0 - reset and stand-by 1-to-127 - divider value		

## Table 9-6. PLL3 Configuration Register



#### Table 9-6. PLL3 Configuration Register (continued)

Table 9-6. PLL3 Configuration Register (continued)								
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>		DESCRIPTION			
38h	7:0	PLL3_0N [11:4	004h					
39h	7:4	PLL3_0N [3:0]	00411					
3911	3:0	PLL3_0R [8:5]	000h					
3Ah	7:3	PLL3_0R[4:0]		PLL3_0 <sup>(5)</sup> : 30-Bit Multiplier/Divid				
SAN	2:0	PLL3_0Q [5:3]	- 10h					
	7:5	PLL3_0Q [2:0]						
	4:2	PLL3_0P [2:0]	010b					
3Bh	1:0	VCO3_0_RANGE	00Ь	$f_{VCO3_0}$ range selection:	00 – f <sub>VCO3 0</sub> < 125 MHz 01 – 125 MHz ≤ f <sub>VCO3_0</sub> < 150 MHz 10 – 150 MHz ≤ f <sub>VCO3_0</sub> < 175 MHz 11 – f <sub>VCO3_0</sub> ≥ 175 MHz			
3Ch	7:0	PLL3_1N [11:4]	004h	0044				
3Dh	7:4	PLL3_1N [3:0]	004n					
3011	3:0	PLL3_1R [8:5]	000h					
3Eh	7:3	PLL3_1R[4:0]		PLL3_1 <sup>(5)</sup> : 30-Bit Multiplier/Divident (for more information, see PLL F	er value for frequency f <sub>VCO3_1</sub> Frequency Planning).			
SEII	2:0	PLL3_1Q [5:3]	- 10h					
	7:5	PLL3_1Q [2:0]						
	4:2	PLL3_1P [2:0]	010b					
3Fh	1:0	VCO3_1_RANGE	00Ь	$f_{VCO3_1}$ range selection:	00 - $f_{VCO3 \ 1}$ < 125 MHz 01 - 125 MHz ≤ $f_{VCO3_{-1}}$ < 150 MHz 10 - 150 MHz ≤ $f_{VCO3_{-1}}$ < 175 MHz 11 - $f_{VCO3_{-1}}$ ≥ 175 MHz			

(1) Writing data beyond 50h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

(5) PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096

#### Table 9-7. PLL4 Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
	7:5	SSC4_7 [2:0]	000b	SSC4: PLL4 SSC Selection (Modulation Amount) <sup>(4)</sup>				
40h	4:2	SSC4_6 [2:0]	000b					
	1:0	SSC4_5 [2:1]	000b	Down Center				
	7	SSC4_5 [0]	0000	000 (off) 000 (off)				
41h	6:4	SSC4_4 [2:0]	000b	001 - 0.25% 001 ± 0.25% 010 - 0.5% 010 ± 0.5%				
4111	3:1	SSC4_3 [2:0]	000b	011 - 0.75% 011 ± 0.75%				
	0	SSC4_2 [2]	000b	100 – 1.0% 101 – 1.25% 101 ± 1.25%				
	7:6	SSC4_2 [1:0]	a000	110 – 1.5% 110 ± 1.5%				
42h	5:3	SSC4_1 [2:0]	000b	111 – 2.0% 111 ± 2.0%				
	2:0	SSC4_0 [2:0]	000b					
	7	FS4_7	0b	FS4_x: PLL4 Frequency Selection <sup>(4)</sup> sl				
	6	FS4_6	0b					
	5	FS4_5	0b					
43h	4	FS4_4	0b					
4311	3	FS4_3	0b	0 – f <sub>VCO4_0</sub> (predefined by PLL4_0 – Multiplier/Divider value) 1 – f <sub>VCO4_1</sub> (predefined by PLL4_1 – Multiplier/Divider value)				
	2	FS4_2	0b					
	1	FS4_1	0b					
	0	FS4_0	0b					

#### CDCE949, CDCEL949 SCAS844G - AUGUST 2007 - REVISED JANUARY 2024



### Table 9-7. PLL4 Configuration Register (continued)

Table 9-7. PLL4 Configuration Register (continued)											
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>		DESCRIPTION						
	7	MUX4	1b	PLL4 Multiplexer:	0 – PLL4 1 – PLL4 Bypass (PLL4 is in power down)						
	6	M8	1b	Output Y8 Multiplexer:	0 – Pdiv6 1 – Pdiv8						
44h	5:4	M9	10Ь	Output Y9 Multiplexer:	00 – Pdiv6-Divider 01 – Pdiv8-Divider 10 – Pdiv9-Divider 11 – reserved						
	3:2	Y8Y9_ST1	11b		00 – Y8/Y9 disabled to 3-State (PLL4 is in power down)						
	1:0	Y8Y9_ST0	01b	Y8, Y9- State0/1definition:	01 – Y8/Y9 disabled to 3-State (PLL4 on) 10 –Y8/Y9 disabled to low (PLL4 on) 11 – Y8/Y9 enabled (normal operation, PLL4 on)						
	7	Y8Y9_7	0b	Y8Y9_x Output State Se	ection <sup>(4)</sup>						
	6	Y8Y9_6	0b	-							
	5	Y8Y9_5	Ob	-							
	4	Y8Y9_4	Ob	-							
45h	3	Y8Y9_3	0b	0 – state0 (predefin 1 – state1 (predefin							
	2	 Y8Y9_2	0b								
	1	 Y8Y9_1	1b								
	0	Y8Y9_0	0b	-							
466	7	SSC4DC	Ob	PLL4 SSC down/center	selection: 0 – down 1 – center						
46h	6:0	Pdiv8	01h	7-Bit Y8-Output-Divider	Pdiv8: 0 – reset and stand-by 1-to-127 – divider value						
	7	_	0b	Reserved – do not write others than 0							
47h	6:0	Pdiv9	01h	7-Bit Y9-Output-Divider	Pdiv9: 0 – reset and stand-by 1-to-127 – divider value						
48h	7:0	PLL4_0N [11:4	- 004h								
49h	7:4	PLL4_0N [3:0]	00411	PLL4_0 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for frequency f <sub>VCO4_0</sub> (for more information, see <i>PLL Frequency Planning</i> ).							
4911	3:0	PLL4_0R [8:5]	- 000h								
4Ah	7:3	PLL4_0R[4:0]	00011								
4711	2:0	PLL4_0Q [5:3]	- 10h								
	7:5	PLL4_0Q [2:0]									
	4:2	PLL4_0P [2:0]	010b								
4Bh	1:0	VCO4_0_RANGE	00b	$f_{VCO4_0}$ range selection:	00 – f <sub>VCO4_0</sub> < 125 MHz 01 – 125 MHz ≤ f <sub>VCO4_0</sub> < 150 MHz 10 – 150 MHz ≤ f <sub>VCO4_0</sub> < 175 MHz 11 – f <sub>VCO4_0</sub> ≥ 175 MHz						
4Ch	7:0	PLL4_1N [11:4]	0045								
	7:4	PLL4_1N [3:0]	- 004h								
4Dh	3:0	PLL4_1R [8:5]	0001	-							
	7:3	PLL4_1R[4:0]	- 000h		ier/Divider value for frequency f <sub>VCO4_1</sub> ee <i>PLL Frequency Planning</i> ).						
4Eh	2:0	PLL4_1Q [5:3]	4.01								
	7:5	PLL4_1Q [2:0]	- 10h								
	4:2	PLL4_1P [2:0]	010b								
4Fh	1:0	VCO4_1_RANGE	00b	$f_{VCO4\_1} \text{ range selection:} \qquad \begin{array}{l} 00 - f_{VCO4\_1} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \leq f_{VCO4\_1} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \leq f_{VCO4\_1} < 175 \text{ MHz} \\ 11 - f_{VCO4\_1} \geq 175 \text{ MHz} \end{array}$							

(1) Writing data beyond 50h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

(5) PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096





## **10 Device and Documentation Support**

### **10.1 Device Support**

### 10.1.1 Development Support

For development support see the following:

- SMBus
- I<sup>2</sup>C Bus

### **10.2 Related Documentation**

For related documentation see the following:

VCXO Application Guideline for CDCE(L)9xx Family (SCAA085)

### 10.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CDCE949	Click here	Click here	Click here	Click here	Click here
CDCEL949	Click here	Click here	Click here	Click here	Click here

#### Table 10-1. Related Links

## **10.4 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.5 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **10.6 Trademarks**

Ethernet<sup>™</sup> is a trademark of Xerox Corporation.

TI-DaVinci<sup>™</sup>, OMAP<sup>™</sup>, Pro-Clock<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. Bluetooth<sup>®</sup> is a registered trademark of Bluetooth SIG, Inc. All trademarks are the property of their respective owners.

#### **10.7 Electrostatic Discharge Caution**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changed data sheet title from: CDCE(L)913: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction to CDCE(L)949: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction ......1

- Changed the Device Information table to Package Information ......1

## Changes from Revision E (August 2016) to Revision F (October 2016)

Changes from Revision F (October 2016) to Revision G (January 2024)

Changed data sheet title from: CDCEx949 Programmable 4-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V. and 3.3-V LVCMOS Outputs to: CDCE(L)913: Flexible Low Power LVCMOS Clock Generator With SSC 

## Changes from Revision D (March 2010) to Revision E (August 2016)

Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device 

- Condensed down bullets in Features ......1 Deleted 'General Purpose Frequency Synthesizing' from Applications ......1

- Changed 100 MHz <  $f_{VCO}$  > 200 MHz; TO 80 MHz ≤  $f_{VCO}$  ≤ 230 MHz; and changed 0 ≤ p ≤ 7 TO 0 ≤ p ≤ 4 20

## Changes from Revision C (October 2009) to Revision D () Page Added PLL settings limits: $16 \le q \le 63$ , $0 \le p \le 7$ , $0 \le r \le 511$ , 0 < N < 4096 foot to PLL1, PLL2, PLL3, & PLL4

С	hanges from Revision B (September 2009) to Revision C ()	Page
•	Deleted sentence - A different default setting can be programmed on customer request. Contact Texas	
	Instruments sales or marketing representative for more information	14

# Changes from Revision A (December 2007) to Revision B ()

Added Note 3: SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions table.5

С	hanges from Revision * (August 2007) to Revision A ()	Page
•	Changed the THERMAL RESISTANCE FOR TSSOP table	6
•	Changed Generic Configuration Register table RID From: 0h To: Xb	25
•	Added note to the PWDN description, Generic Configuration Register table	



Page

Page

Page

Page



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		U			(=)	(6)	(0)		(10)	
CDCE949PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCE949PWG4	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCE949PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE949	Samples
CDCEL949PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL949	Samples
CDCEL949PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL949	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CDCE949 :

• Automotive : CDCE949-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CDCE949PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
	CDCEL949PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE949PWR	TSSOP	PW	24	2000	356.0	356.0	35.0
CDCEL949PWR	TSSOP	PW	24	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CDCE949PW	PW	TSSOP	24	60	530	10.2	3600	3.5
CDCE949PWG4	PW	TSSOP	24	60	530	10.2	3600	3.5
CDCEL949PW	PW	TSSOP	24	60	530	10.2	3600	3.5

# **PW0024A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0024A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0024A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated