



Order

Now





#### DAC5672A

SLAS528B-AUGUST 2017-REVISED JANUARY 2018

## DAC5672A 14-BIT 275 MSPS Digital-to-Analog Converter

### 1 Features

- 14-Bit Dual Transmit Digital-to-Analog Converter (DAC)
- 275 MSPS Update Rate
- Single-Supply: 3 V to 3.6 V
- High Spurious-Free Dynamic Range (SFDR): 84 dBc at 5 MHz
- High Third-Order Two-Tone Intermodulation (IMD3): 79 dBc at 15.1 MHz and 16.1 MHz
- WCDMA Adjacent Channel Leakage Ratio (ACLR): 78 dB at Baseband
- WCDMA ACLR: 73 dB at 30.72 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 330 mW
- Power-Down Mode: 9 mW
- Package: 48-Pin Thin-Quad Flat Pack (TQFP)

## 2 Applications

- Cellular Base Transceiver Station Transmit Channel
  - CDMA: W-CDMA, CDMA2000, IS-95
  - TDMA: GSM, IS-136, EDGE and UWC-136
- Medical and Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)

## **3** Description

The DAC5672A device is a monolithic, dual-channel, 14-bit, high-speed DAC with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5672A offers exceptional dynamic performance, tight-gain, and offset matching characteristics that make the device well-suited in I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance, differential-current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5672A has two, 14-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5672A supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5672A is specifically designed for a differential transformer-coupled output with a  $50-\Omega$  doubly-terminated load. For a 20-mA full-scale output current, a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.


The DAC5672A is available in a 48-pin TQFP package. Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672A) resolutions. Furthermore, the DAC5672A is pin compatible to the DAC2904 and AD9767 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

**Device Information**<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC5672A	TQFP (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Features ..... 1

Applications ..... 1

Description ..... 1

Revision History..... 2

Pin Configuration and Functions ...... 3

6.1 Absolute Maximum Ratings ...... 5

6.6 Electrical Characteristics......7

6.8 Electrical Characteristics: Digital Characteristics ...... 9

6.10 Typical Characteristics ..... 10

Detailed Description ..... 14

ESD Ratings......5

Recommended Operating Conditions ...... 5

1

2

3

4

5

6

7

6.2

6.3

6.4

## **Table of Contents**

	7.2	Functional Block Diagram	14
	7.3	Feature Description	15
	7.4	Device Functional Modes	16
	7.5	Programming	20
8	Арр	lication and Implementation	22
	8.1	Application Information	22
	8.2	Typical Application	22
9	Pow	er Supply Recommendations	24
10	Lay	out	25
	10.1	Layout Guidelines	25
	10.2	Layout Example	25
11		ice and Documentation Support	
	11.1		
	11.2	Community Resources	29
	11.3	Trademarks	29
	11.4	Electrostatic Discharge Caution	29
	11.5	Glossary	29
12	Mec	hanical, Packaging, and Orderable	
		rmation	29

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision A (May 2009) to Revision B	Page
•	Added Device Information table	1
•	Added Temperature Coefficients Offset Drift and Gain Drift to Electrical Characteristics section	1
•		
•	Added f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 1 MHz to Power Supply in the <i>Electrical Characteristics</i> section	1
•	Changed Dual-Bus Data Interface and Timing in Programming section	1
•		
•	Deleted Available Options table	1
•	Reformatted pinout diagram and pin table in Pin Configuration and Functions section	1
•		
•	Added Recommended Operating Conditions table	1
•	Added Thermal Information table	1
•	Changed formatting of Table 1	1
•	Added Application Information and Typical Application sections	1
•	Added Power Supply Recommendations section	1
•	Added Layout section	1

#### Changes from Original (September 2007) to Revision A

•	Added Internal pulldown.	. 3
•	Added Internal pulldown.	. 4
•	Added The pullup and pulldown circuitry is approximately equivalent to 100 k $\Omega$	20
•	Added resistor values	21
•	Added resistor values	21

STRUMENTS

EXAS


#### Page

Copyright © 2017-2018, Texas Instruments Incorporated



#### DAC5672A SLAS528B – AUGUST 2017 – REVISED JANUARY 2018

## 5 Pin Configuration and Functions



#### **Pin Functions**

TERMINA	L	1/0	DECODIDITION		
NAME	NO.	I/O	DESCRIPTION		
AGND	38	I	Analog ground		
AVDD	47	Ι	nalog supply voltage		
BIASJ_A	44	0	ull-scale output current bias for DACA		
BIASJ_B	41	0	Full-scale output current bias for DACB		
CLKA/CLKIQ	18	I	Clock input for DACA, CLKIQ in interleaved mode		
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode		
	1				
	2				
	3				
	4				
	5				
	6				
DA(40.0)	7	1	Data part A. DA42 is MCD and DA2 is LCD. Internal multilinum		
DA[13:0]	8	- 1	Data port A. DA13 is MSB and DA0 is LSB. Internal pulldown.		
	9				
	10				
	11				
	12				
	13				
	14	]			

TEXAS INSTRUMENTS

www.ti.com

## Pin Functions (continued)

TERMINAL			DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
	23						
	24						
	25						
	26						
	27						
	28						
DD[12:0]	29		Date part P. DP12 is MCP and DP0 is LCP. Internal pulldown				
DB[13:0]	30		Data port B. DB13 is MSB and DB0 is LSB. Internal pulldown.				
	31						
	32						
	33						
	34						
	35						
	36						
DGND 15		- 1	Digital ground				
DGND	21	I					
DVDD	16	- 1	Digital supply voltage				
	22						
EXTIO	43	I/O	Internal reference output (bypass with 0.1 $\mu\text{F}$ to AGND) or external reference input				
GSET	42	I	Gain-setting mode: H – 1 resistor, L – 2 resistors. Internal pullup.				
IOUTA1	46	0	DACA current output. Full-scale with all bits of DA high.				
IOUTA2	45	0	DACA complementary current output. Full-scale with all bits of DA low.				
IOUTB1	39	0	DACB current output. Full-scale with all bits of DB high.				
IOUTB2	40	0	DACB complementary current output. Full-scale with all bits of DB low.				
MODE	48	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.				
SLEEP	37 I Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.						
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode)				
WRTB/SELECTIQ	20	I	Input write signal for PORT B (SELECTIQ in interleaving mode)				



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Cumple subtance	AVDD <sup>(2)</sup>	0.5	4	Ň
Supply voltage	DVDD <sup>(3)</sup>	-0.5	4	V
Voltage between AGND and DGND		-0.5	0.5	V
Voltage between AVDD and DVDD		-4	4	V
	DA [13:0] and DB [13:0] <sup>(3)</sup>	-0.5	DVDD + 0.5	V
Supply voltage	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB	-0.5	DVDD + 0.5	V
Supply voltage	IOUTA1, IOUTA2, IOUTB1, IOUTB2 <sup>(2)</sup>	-1	AVDD + 0.5	V
	EXTIO, BIASJ_A, BIASJ_B, GSET <sup>(2)</sup>	-0.5	AVDD + 0.5	V
Peak input current (any input)		20		mA
Peak total input current (all inputs)		-30		mA
Operating free-air temperature range		-40	85	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to AGND.

(3) Measured with respect to DGND.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supplies				
AVDD	3.0	3.3	3.6	V
DVDD	3.0	3.3	3.6	V
I <sub>(AVDD)</sub> Analog supply current		75	90	mA
I <sub>(DVDD)</sub> Digital supply current		25	38	mA
Analog Output				
I <sub>O(FS)</sub> Full-scale output current	2		20	mA
Output voltage compliance range	-1		1.25	V
Clock Interface (CLK, CLKC)				
CLKINPUT Frequency			275	MHz

#### **DAC5672A**

SLAS528B-AUGUST 2017-REVISED JANUARY 2018

www.ti.com

TRUMENTS

XAS

#### 6.4 Thermal Information

		DAC5672A	
	THERMAL METRIC <sup>(1)</sup>	PFB (TQFP)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	16.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	°C/W
ΨJB	Junction-to-board characterization parameter	27.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>OUTFS</sub> = 20 mA, independent gain set mode, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPEC	FICATIONS	·				
	Resolution		14			Bits
DC ACCL	JRACY <sup>(1)</sup>	· · · · · ·				
INL	Integral nonlinearity		-4	±1.1	4	LSB
DNL	Differential nonlinearity	1 LSB = $I_{OUTFS} / 2^{14}$ , $T_{MIN}$ to $T_{MAX}$	-3	±0.75	3	LSB
ANALOG	OUTPUT					
	Offset error	Midscale value		±0.03		%FSR
	Offset mismatch	Midscale value		±0.03		%FSR
		With external reference		±0.25		%FSR
	Gain error	With internal reference		±0.25		%FSR
	Minimum full-scale output current (2)			2		mA
	Maximum full-scale output current (2)			20		mA
		With external reference	-2	0.2	2	%FSR
	Gain mismatch	With internal reference	-2	0.2	2	%FSR
	Output voltage compliance range (3)		-1		1.25	V
R <sub>O</sub>	Output resistance			300		kΩ
Co	Output capacitance			5		pF
REFERE	NCE OUTPUT	•			,	
	Reference voltage		1.14	1.2	1.26	V
	Reference output current <sup>(4)</sup>			100		nA
REFERE	NCE INPUT					
V <sub>EXTIO</sub>	Input voltage		0.1		1.25	V
RI	Input resistance			1		MΩ
	Small signal bandwidth			300		kHz
CI	Input capacitance			100		pF
TEMPER	ATURE COEFFICIENTS					
	Offset drift			2	10	ppm of FSR/°C

(1) Measured differently through 50  $\Omega$  to AGND.

(2)

Nominal full-scale current ( $I_{OUTFS}$ ) equals 32 times the  $I_{BIAS}$  current The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5672A device. The upper limit of the output compliance is determined by the load resistors and (3)ful-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

Use an external buffer amplifier with high-impedance input to drive any external load. (4)

### **Electrical Characteristics (continued)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Gain drift	With external reference (DACA)		10	43	ppm of
	With external reference (DACB)		20	80	FSR/°C
	With internal reference		40	160	ppm of FSR/°C
Reference voltage drift			20		ppm /°C

over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, independent gain set mode, (unless otherwise noted)

## 6.6 Electrical Characteristics

over T<sub>A</sub>, AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA,  $f_{DATA}$  = 200 MSPS,  $f_{OUT}$  = 1 MHz, independent gain set mode, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLY					
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
		Including output current through load resistor		75	90	mA
I <sub>AVDD</sub>	Analog supply current	Sleep mode with clock		2.5	6	mA
		Sleep mode without clock		2.5		mA
		f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 1 MHz		25	38	mA
I <sub>DVDD</sub>	Digital supply current	Sleep mode with clock		13.4	18	mA
		Sleep mode without clock		0.6		mA
		f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 1 MHz		330	390	
	Dower dissinction	Sleep mode with clock		53		
	Power dissipation	Sleep mode without clock		9.2		mW
		f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		350		
APSRR	Analog power supply rejection ratio		-0.2	-0.01	0.2	%FSR/V
DPSRR	Digital power supply rejection ratio		-0.2	0	0.2	%FSR/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

### 6.7 Electrical Characteristics: AC Characteristics

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output, 50- $\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANAL	OG OUTPUT					
f <sub>clk</sub>	Maximum output update rate (1)		275			MSPS
ts	Output settling time to 0.1% (DAC)	Midscale transition		20		ns
t <sub>r</sub>	Output rise time 10% to 90% (OUT)			1.4		ns
t <sub>f</sub>	Output fall time 10% to 90% (OUT)			1.5		ns
	Output acias	I <sub>OUTFS</sub> = 20 mA		55		pA/√Hz
	Output noise	I <sub>OUTFS</sub> = 2 mA		30		pA/√Hz
AC LI	NEARITY					

## **Electrical Characteristics: AC Characteristics (continued)**

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output, 50- $\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1st Nyquist zone: $T_A = 25^{\circ}C$ $f_{DATA} = 50 MSPS$ $f_{OUT} = 1 MHz$ $I_{OUTFS} = 0 dB$		83		
		1st Nyquist zone: $T_A = 25^{\circ}C f_{DATA} = 50 MSPS$ $f_{OUT} = 1 MHz$ $I_{OUTFS} = -6 dB$		80		
SFDR	Spurious-free dynamic range	1st Nyquist zone: $T_A = 25^{\circ}C$ $f_{DATA} = 50 MSPS$ $f_{OUT} = 1 MHz$ $I_{OUTFS} = -12 dB$		79		dBc
		1st Nyquist zone: $T_A = 25^{\circ}C$ $f_{DATA} = 100 MSPS$ $f_{OUT} = 5 MHz$		84		
		1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 100$ MSPS, $f_{OUT} = 20$ MHz		79		
		1st Nyquist zone, $T_{MIN}$ to $T_{MAX},f_{DATA}$ = 200 MSPS, $f_{OUT}$ = 20 MHz	68	75		
		1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 200$ MSPS, $f_{OUT} = 41$ MHz		72		
		1st Nyquist zone, TA = 25°C, $f_{DATA}$ = 275 MSPS, $f_{OUT}$ = 20 MHz		74		
SNR	Signal-to-noise ratio	1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 100$ MSPS, $f_{OUT} = 5$ MHz		77		dB
SINK	Signal-to-hoise fatto	1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 160$ MSPS, $f_{OUT} = 20$ MHz		70		dB
		W-CDMA signal with 3.84-MHz bandwidth, $f_{DATA}$ = 61.44 MSPS, IF = 15.360 MHz		75		dB
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz bandwidth, $f_{DATA}$ = 122.88 MSPS, IF = 30.72 MHz		73		
AULN	Aujaceni Channel leakaye failu	W-CDMA signal with 3.84-MHz bandwidth, f <sub>DATA</sub> = 61.44 MSPS, baseband		78		dB
		W-CDMA signal with 3.84-MHz bandwidth, f <sub>DATA</sub> = 122.88 MSPS, baseband		78		dB
IMD3	Third-order two-tone	Each tone at –6 dBFS, $T_{A}$ = 25°C, $f_{DATA}$ = 200 MSPS, $f_{OUT}$ = 45.4 MHz and 46.4 MHz		65		dBc
UNIDO	intermodulation	Each tone at –6 dBFS, $T_A$ = 25°C, $f_{DATA}$ = 100 MSPS, $f_{OUT}$ = 15.1 MHz and 16.1 MHz		79		dBc
_		Each tone at -12 dBFS, $T_A = 25^{\circ}C$ , $f_{DATA} = 100$ MSPS, $f_{OUT} = 15.6$ , 15.8, 16.2, and 16.4 MHz		79		dBc
IMD	Four-tone intermodulation	Each tone at -12 dBFS, $T_A = 25^{\circ}C$ , $f_{DATA} = 165$ MSPS, $f_{OUT} = 68.8$ , 69.6, 71.2, and 72 MHz		61		dBc
		Each tone at -12 dBFS, $T_A = 25^{\circ}C$ , $f_{DATA} = 165$ MSPS, $f_{OUT} = 19$ , 19.1, 19.3, and 19.4 MHz		73		dBc



### **Electrical Characteristics: AC Characteristics (continued)**

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output, 50- $\Omega$  doubly terminated load (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$T_A = 25^{\circ}C, f_{DATA} = 165 \text{ MSPS}, f_{OUT} \text{ (CH1)}$ = 20 MHz, $f_{OUT} \text{ (CH2)} = 21 \text{ MHz}$		95		dBc

### 6.8 Electrical Characteristics: Digital Characteristics

Digital specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I	NPUT					
V <sub>IH</sub>	High-level input voltage		2		3.3	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
I <sub>IH</sub>	High-level input current			±50	0.8	μA
IIL	Low-level input current			±10		μA
I <sub>IH(GSET)</sub>	High-level input current, GSET pin			7		μA
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin			-80		μA
I <sub>IH(MODE)</sub>	High-level input current, MODE pin			-30		μA
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin			-80		μA
CI	Input capacitance			5		pF

### 6.9 Switching Characteristics


digital specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Insut actus time	Dual bus mode	1			~~
t <sub>su</sub>	Input setup time	Single-bus interleaved mode		0.5		ns
		Dual bus mode	1			
t <sub>h</sub>	Input hold time	Single-bus interleaved mode		0.5		ns
	Insut alack sulas high time	Dual bus mode		1		~~
t <sub>LPH</sub>	Input clock pulse high time	Single-bus interleaved mode				ns
	Cleak latency (M/DT A/D to cutouto)	Dual bus mode	4		4	clk
LAT	t <sub>LAT</sub> Clock latency (WRT A/B to outputs)	Single-bus interleaved mode	4		4	CIK
		Dual bus mode		1.5		
t <sub>PD</sub> Propagation delay time	Propagation delay time	Single-bus interleaved mode		1.5		ns

DAC5672A SLAS528B – AUGUST 2017 – REVISED JANUARY 2018 Texas Instruments


www.ti.com

#### 6.10 Typical Characteristics






#### **Typical Characteristics (continued)**



DAC5672A SLAS528B – AUGUST 2017 – REVISED JANUARY 2018


www.ti.com

### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**





## 7 Detailed Description

#### 7.1 Overview


The architecture of the DAC5672A uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 or IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than 300 k $\Omega$ .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor ( $R_{SET}$ ) connected to BIASJ\_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors ( $R_{SET}$ ) connected to BIASJ\_A and BIASJ\_B. The resulting I<sub>REF</sub> is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of R<sub>SET</sub>.

The DAC5672A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Input Interfaces

The DAC5672A features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The Bchannel input bus is not used in this mode. The clock and write input are now shared by both DACs.


#### Table 1. Operating Modes

MODE PIN	BUS INPUT
MODE pin connected to DGND	Single-bus interleaved mode, clock and write input equal for both DACs
MODE pin connected to DVDD	Dual-bus mode, DACs operate independently

#### 7.3.2 Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5672A consist of two independent, 14-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA, WRTB lines control the channel input latches and the CLKA, CLKB lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA, WRTB line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5672A. The DAC5672A is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. The rising edge of CLKA, CLKB must occur at the same time or before the rising edge of the WRTA, WRTB signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA, WRTB and CLKA, CLKB lines connected together.





**DAC5672A** 

SLAS528B-AUGUST 2017-REVISED JANUARY 2018




#### 7.3.3 Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 18 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A-channel input bus to either the A-channel input latch (SELECTIQ is high) or to the B-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the A-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the A-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the A- and B-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A- and B-DAC latches on the following falling edge of the write inputs. The DAC5672A clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the A- and B-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.





#### 7.4 Device Functional Modes

#### 7.4.1 DAC Transfer Function

Each of the DACs in the DAC5672A has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current,  $I_{OUTFS}$ , is the summation of the two complementary output currents:

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{\text{Code}}{16384}\right)$$
(2)  
$$I_{OUT2} = I_{OUTFS} \times \left(\frac{16383 - \text{Code}}{16384}\right)$$
(3)

(1)



#### **Device Functional Modes (continued)**

where Code is the decimal representation of the DAC data input word. Additionally,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is determined by the reference voltage and the external setting resistor ( $R_{SET}$ ).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{v_{REF}}{R_{SET}}$$

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
(5)
(6)

The value of the load resistance is limited by the output compliance specification of the DAC5672A. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 must not exceed the maximum allowable compliance range.


The total differential output voltage is:

$$V_{\text{OUTDIFF}} = V_{\text{OUT1}} - V_{\text{OUT2}}$$

$$V_{\text{OUTDIFF}} = \frac{(2 \times \text{Code} - 16383)}{16384} \times I_{\text{OUTFS}} \times R_{\text{LOAD}}$$
(8)

#### 7.4.2 Analog Outputs

The DAC5672A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 19. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.



#### Figure 19. Analog Outputs

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5672A (or even causes permanent damage). With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of  $I_{OUTFS} = 2$  mA. Care must be taken that the configuration of DAC5672A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Copyright © 2017–2018, Texas Instruments Incorporated



#### **Device Functional Modes (continued)**

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately  $0.5 V_{PP}$ . This is the case for a  $50 \cdot \Omega$  doubly-terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5672A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a fullscale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

#### 7.4.3 Output Configurations

The current outputs of the DAC5672A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps are suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

#### 7.4.4 Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 20 and Figure 21 show  $50-\Omega$  doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a  $0.5-V_{PP}$  output for a 1:1 transformer and a  $1-V_{PP}$  output for a 4:1 transformer. In general, the 1:1 transformer configuration will have slightly better output distortion, but the 4:1 transformer will have 6 dB higher output power.





Figure 20. Driving a Doubly-Terminated 50- $\Omega$  Cable Using a 1:1 Impedance Ratio Transformer



#### **Device Functional Modes (continued)**





#### 7.4.5 Single-Ended Configuration

Figure 22 shows the single-ended output configuration, where the output current  $I_{OUT1}$  flows into an equivalent load resistance of 25  $\Omega$ . Node IOUT2 must be connected to AGND or terminated with a resistor of 25  $\Omega$  to AGND. The nominal resistor load of 25  $\Omega$  gives a differential output swing of 1 V<sub>PP</sub> when applying a 20-mA full-scale output current.




Figure 22. Driving a Doubly-Terminated 50- $\Omega$  Cable Using a Single-Ended Output

#### 7.4.6 Reference Operation

#### 7.4.6.1 Internal Reference

The DAC5672A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{OUTFS}$ , of the DAC5672A is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$

(9)

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 9). The full-scale output current,  $I_{OUTFS}$ , results from multiplying  $I_{REF}$  by a fixed factor of 32.

Using the internal reference, a  $2-k\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5672A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

Copyright © 2017–2018, Texas Instruments Incorporated



#### **Device Functional Modes (continued)**

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1  $\mu$ F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

#### 7.4.6.2 External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a  $0.1-\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can easily be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.

#### 7.4.6.3 Gain Setting Option

The full-scale output current on the DAC5672A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5672A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external  $R_{SET}$  resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

#### 7.4.6.4 Sleep Mode

The DAC5672A features a power-down function which can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

#### 7.5 Programming

#### 7.5.1 Digital Inputs and Timing

#### 7.5.1.1 Digital Inputs

The data input ports of the DAC5672A accept a standard positive coding with data bits DA13 and DB13 being the most significant bits (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5672A are CMOS compatible. Figure 23 and Figure 24 show schematics of the equivalent CMOS digital inputs of the DAC5672A. The pullup and pulldown circuitry is approximately equivalent to 100 k $\Omega$ . The 14-bit digital data input follows the offset positive binary coding scheme. The DAC5672A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.



## **Programming (continued)**




Figure 23. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 24. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.2 Typical Application

A typical application for the DAC5672A is as dual or single carrier transmitter. The DAC is provided with some input digital baseband signal and it outputs an analog carrier. A typical configuration is described below.




Figure 25. Typical Application Schematic

- Clock rate = 122.88 MHz
- Input data = WCDMA with IF frequency at 30.72 MHz
- AVDD= DVDD = 3.3 V

#### 8.2.1 Design Requirements

The requirements for this design were to generate a single WCDMA signal at an intermediate frequency of 30.72 MHz. The ACLR needs to be better than 72 dBc.

#### 8.2.2 Detailed Design Procedure

The single carrier signal with an intermediate frequency of 30.72 MHz must be created in the digital processor at a sample rate of 122.88 Msps for DAC. These 14 bit samples are placed on the 14b CMOS input port of the DAC.




#### **Typical Application (continued)**

A CMOS DAC clock must be generated from a clock source at 122.88 MHz. This must be provided to the CLK pin of the DAC.

The IOUTA and IOUTB differential connections must be connected to a transformer to provide a single ended output. A typical 1:1 impedance transformer is used on the device EVM. The DAC5672A EVM provides a good reference for this design example.

#### 8.2.3 Application Curves

This spectrum analyzer plot shows the ACLR for the transformer output single carrier signal with intermediate frequency of 30.72 MHz. The results meet the system requirements for a minimum of 72 dBc ACLR.





## 9 Power Supply Recommendations

It is recommended that the device be powered with the nominal supply voltages as indicated in the *Recommended Operating Conditions*.

In most instances the best performance is achieved with LDO supplies. However the supplies may be driven with direct outputs from a DC-DC switcher as long as the noise performance of the switcher is acceptable.



## 10 Layout

#### 10.1 Layout Guidelines

The DAC5672A EVM layout should be used as a reference for the layout to obtain the best performance. A sample layout is shown in Figure 27 through Figure 30. Some important layout recommendations are:

- 1. Use a single ground plane. Keep the digital and analog signals on distinct separate sections of the board. This may be virtually divided down the middle of the device package when doing placement and layout.
- 2. Keep the analog outputs as far away from the switching clocks and digital signals as possible. This will keep coupling from the digital circuits to the analog outputs to a minimum.
- 3. Decoupling caps should be kept close to the power pins of the device.

## 10.2 Layout Example

The EVM is constructed on a 4-layer, 5.1-inch x 4.8-inch, 0.062-inch thick PCB using FR-4 material. Figure 27 through Figure 30 show the PCB layout for the EVM.




Figure 27. Top Layer 1



## Layout Example (continued)




Figure 28. Ground Plane Layer 2



## Layout Example (continued)




Figure 29. Power Plane Layer 3



## Layout Example (continued)




Figure 30. Bottom Layer 4



## **11** Device and Documentation Support

#### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DAC5672AIPFB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples
DAC5672AIPFBG4	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples
DAC5672AIPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5672AIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2



## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5672AIPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0

## PACKAGE MATERIALS INFORMATION


5-Jan-2022

www.ti.com

Texas

**INSTRUMENTS** 

#### TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal	
-----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
DAC5672AIPFB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25
DAC5672AIPFBG4	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25


## **PFB0048A**



## **PACKAGE OUTLINE**

## TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.




## **PFB0048A**

## **EXAMPLE BOARD LAYOUT**

## TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **PFB0048A**

# **EXAMPLE STENCIL DESIGN**

## TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated