

±3-A HIGH-EFFICIENCY H-BRIDGE (REQUIRES EXTERNAL PWM)

FEATURES

- ±3-A Maximum Output Current
- Requires External PWM From DC to 1 MHz With TTL-Compatible Voltages for High and Low
- Low Supply Voltage Operation: 2.8 V to 5.5 V
- High Efficiency Generates Less Heat
- Over-Current and Thermal Protection
- Fault Indicators for Over-Current, Thermal and Under-Voltage Conditions
- 9×9 mm PowerPAD™ Quad Flatpack

APPLICATIONS


- Thermoelectric Cooler (TEC) Driver
- Laser Diode Biasing

DESCRIPTION

The DRV592 is a high-efficiency, high-current H-bridge ideal for driving a wide variety of thermoelectric cooler elements in systems powered from 2.8 V to 5.5 V. Low output stage on-resistance significantly decreases power dissipation in the amplifier.

The DRV592 may be driven from any external PWM generator such as a DSP, a microcontroller, or a FPGA. The frequency may vary from dc (i.e., on or off) to 1 MHz. The inputs are compatible with TTL logic levels.

The DRV592 is internally protected against thermal and current overloads. Logic-level fault indicators signal when the junction temperature has reached approximately 130°C to allow for system-level shutdown before the amplifier's internal thermal shutdown circuitry activates. The fault indicators also signal when an over-current event has occurred. If the over-current circuitry is tripped, the DRV592 automatically resets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

DRV592

SLOS390A – NOVEMBER 2001– REVISED MAY 2002



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

| | DRV591 | UNIT |
|--|-------------------------------|------|
| Supply voltage, AVDD, PVDD | –0.3 to 5.5 | V |
| Input voltage, V _I | –0.3 to V _{DD} + 0.3 | V |
| Output current, I _O (FAULT0, FAULT1) | 1 | mA |
| Continuous total power dissipation | See Dissipation Rating Table | |
| Operating free-air temperature range, T _A | –40 to 85 | °C |
| Operating junction temperature range, T _J | –40 to 150 | °C |
| Storage temperature range, T _{stg} | –65 to 165 | °C |

⁽¹⁾ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | MIN | MAX | UNIT |
|--|--------------------------|-----|------|
| Supply voltage, AVDD, PVDD | 2.8 | 5.5 | V |
| High-level input voltage, V _{IH} | SHUTDOWN, HI-Z, IN+, IN– | | V |
| Low-level input voltage, V _{IL} | SHUTDOWN, HI-Z, IN+, IN– | | V |
| Operating free-air temperature, T _A | –40 | 85 | °C |

PACKAGE DISSIPATION RATINGS

| PACKAGE | θ _{JA} ⁽¹⁾ (°C/W) | θ _{JC} (°C/W) | T _A = 25°C POWER RATING |
|---------|--|---------------------------|---------------------------------------|
| VFP | 29.4 | 1.2 | 4.1 W |

⁽¹⁾ This data was taken using 2 oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in × 3 in PCB.

ORDERING INFORMATION

| T _A | PowerPAD QUAD FLATPACK (VFP) |
|----------------|---------------------------------|
| –40°C to 85°C | DRV592VFP ⁽¹⁾ |


⁽¹⁾ This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., DRV592VFPR).

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|--|--|--|--|--------|-----|-----|------|-----|
| V _O | Voltage output (measured differentially) | V _{DD} = 5 V | I _O = ±1 A, r _{ds(on)} = 65 mΩ | 4.87 | | | V | |
| | | | I _O = ±3 A, r _{ds(on)} = 65 mΩ | 4.61 | | | | |
| I _{IH} | High-level input current | V _{DD} = 5.5V, V _I = V _{DD} | | 1 | | | μA | |
| I _{IL} | Low-level input current | V _{DD} = 5.5V, V _I = 0 V | | 1 | | | μA | |
| r _{DS(on)} | Output on-resistance | V _{DD} = 5 V, I _O = 4 A, T _A = 25°C | High side | 25 | 60 | 95 | mΩ | |
| | | | Low side | 25 | 65 | 95 | | |
| | | V _{DD} = 3.3 V, I _O = 4 A, T _A = 25°C | High side | 25 | 80 | 140 | mΩ | |
| | | | Low side | 25 | 90 | 140 | | |
| Maximum continuous current output | | | | 3 | | | A | |
| Output resistance in shutdown | | SHUTDOWN = 0.8 V | | 1 | 2 | 3.5 | kΩ | |
| Switching frequency | | | | 0 (dc) | | | 1 | MHz |
| Status flag output pins (FAULT0, FAULT1) Fault active (open drain output) | | Sinking 200 μA | | 0.1 | | | V | |
| I _q | Quiescent current | V _{DD} = 5 V | No switching | 0 | 0.5 | 1.5 | mA | |
| | | V _{DD} = 3.3 V | | 0 | 0.3 | 1 | | |
| I _{q(SD)} | Quiescent current in shutdown mode | SHUTDOWN = 0.8 V | | 0.01 | 50 | | μA | |


PIN ASSIGNMENTS



Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION |
|--------------------------|-------------|-----|---|
| AGND | 2 | | Analog ground |
| AVDD | 1 | I | Analog power supply |
| FAULT0 | 5 | O | Fault flag 0, low when active open drain output (see application information) |
| FAULT1 | 4 | O | Fault flag 1, low when active open drain output (see application information) |
| $\overline{\text{HI-Z}}$ | 3 | I | Places both outputs of the H-bridge into a high-impedance state (2 k Ω to ground) when a TTL logic low is applied to this terminal; normal operation when a TTL logic high is applied. |
| IN- | 7 | I | Negative H-bridge input |
| IN+ | 6 | I | Positive H-bridge input |
| OUT- | 13–17 | O | Negative H-bridge output (5 terminals) |
| OUT+ | 24–28 | O | Positive H-bridge output (5 terminals) |
| PGND | 18–23 | | High-current ground (6 terminals) |
| PVDD | 9–12, 29–32 | I | High-current power supply (8 terminals) |
| SHUTDOWN | 8 | I | Places the amplifier in shutdown mode when a TTL logic low is applied to this terminal; places the amplifier in normal operation when a TTL logic high is applied |

FUNCTIONAL BLOCK DIAGRAM




TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

| | | FIGURE | |
|--------------|----------------------------------|-------------------------|------|
| Efficiency | | vs Load resistance | 2, 3 |
| $r_{DS(on)}$ | Drain-source on-state resistance | vs Supply voltage | 4 |
| | | vs Free-air temperature | 5 |
| | | vs Free-air temperature | 6 |
| | | vs Switching frequency | 7 |
| I_q | Supply current | vs Frequency | 8, 9 |
| PSRR | Power supply rejection ratio | vs Output voltage | 10 |
| I_O | Maximum output current | vs Ambient temperature | 11 |

TEST SET-UP FOR GRAPHS

The LC output filter used in Figures 2, 3, 8, and 9 is shown below.



$L1, L2 = 10 \mu H$ (part number: CDRH104R, manufacturer: Sumida)
 $C1, C2 = 10 \mu F$ (part number: ECJ-4YB1C106K, manufacturer: Panasonic)

Figure 1. LC Output Filter

TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4




Figure 5

TYPICAL CHARACTERISTICS

DRAIN-SOURCE ON-STATE RESISTANCE
vs
FREE-AIR TEMPERATURE




Figure 6

SUPPLY CURRENT
vs
SWITCHING FREQUENCY




Figure 7

POWER SUPPLY REJECTION RATIO
vs
FREQUENCY




Figure 8

POWER SUPPLY REJECTION RATIO
vs
FREQUENCY




Figure 9

TYPICAL CHARACTERISTICS




Figure 10




Figure 11

APPLICATION INFORMATION




Figure 12. Typical Application Circuit

APPLICATION INFORMATION

DRIVING EXTERNALLY-GENERATED PWM TO THE DRV592 INPUTS

The DRV592 may be simply viewed as a full-H-bridge, with all the gate drive and protection circuitry fully integrated, but with no internal PWM generator.

The inputs may be driven independently with a PWM signal ranging from dc to 1 MHz. The HIGH and LOW levels must be TTL compatible. For example, when a voltage 2 V or higher is applied to IN+, then OUT+ goes to VDD. If a voltage 0.8 V or lower is applied, then the output goes to ground.

Any PWM modulation scheme may be applied to the DRV592 inputs.

OUTPUT FILTER CONSIDERATIONS

TEC element manufacturers provide electrical specifications for maximum dc current and maximum output voltage for each particular element. The maximum ripple current, however, is typically only recommended to be less than 10% with no reference to the frequency components of the current. The maximum temperature differential across the element, which decreases as ripple current increases, may be calculated with the following equation:

$$\Delta T = \frac{1}{(1 + N^2)} \times \Delta T_{\max} \quad (1)$$

Where:

ΔT = actual temperature differential

ΔT_{\max} = maximum temperature differential
(specified by manufacturer)

N = ratio of ripple current to dc current

According to this relationship, a 10% ripple current reduces the maximum temperature differential by 1%. An LC network may be used to filter the current flowing to the TEC to reduce the amount of ripple and, more importantly, protect the rest of the system from any electromagnetic interference (EMI).

FILTER COMPONENT SELECTION

The LC filter, which may be designed from two different perspectives, both described below, will help estimate the overall performance of the system. The filter should be designed for the worst-case conditions during operation, which is typically when the differential output is at 50% duty cycle. The following section serves as a starting point for the design, and any calculations should be confirmed with a prototype circuit in the lab.

Any filter should always be placed as close as possible to the DRV592 to reduce EMI.




Figure 13. LC Output Filter




Figure 14. LC Half-Circuit Equivalent

LC FILTER IN THE FREQUENCY DOMAIN

The transfer function for a 2nd order low-pass filter (Figures 13 and 14) is shown in equation (2):

$$H_{LP}(j\omega) = \frac{1}{-\left(\frac{\omega}{\omega_0}\right)^2 + \frac{1}{Q} \frac{j\omega}{\omega_0} + 1} \quad (2)$$

$$\omega_0 = \frac{1}{\sqrt{LC}}$$

Q = quality factor

ω = DRV592 switching frequency

The resonant frequency for the filter is typically chosen to be at least one order of magnitude lower than the switching frequency. Equation (2) may then be simplified to give the following magnitude equation (3). These equations assume the use of the filter in Figure 13.

$$|H_{LP}|_{dB} = -40 \log \left(\frac{f_s}{f_o} \right) \quad (3)$$

$$f_o = \frac{1}{2\pi\sqrt{LC}}$$

$$f_s = 500 \text{ kHz (DRV592 switching frequency)}$$

If $L=10 \mu\text{H}$ and $C=10 \mu\text{F}$, the resonant frequency is 15.9 kHz, which corresponds to -60 dB of attenuation at the 500 kHz switching frequency. For $V_{DD} = 5 \text{ V}$, the amount of ripple voltage at the TEC element is approximately 5 mV.

The average TEC element has a resistance of 1.5 Ω , so the ripple current through the TEC is approximately 3.4 mA. At the 3-A maximum output current of the DRV592, this 3.4 mA corresponds to 0.011% ripple current, causing less than 0.0001% reduction of the maximum temperature differential of the TEC element (see equation 1).

LC FILTER IN THE TIME DOMAIN

The ripple current of an inductor may be calculated using equation (4):

$$\Delta I_L = \frac{(V_O - V_{TEC})DT_s}{L} \quad (4)$$

D = duty cycle (0.5 worst case)

$$T_s = 1/f_s = 1/500 \text{ kHz}$$

For $V_O = 5 \text{ V}$, $V_{TEC} = 2.5 \text{ V}$, and $L = 10 \mu\text{H}$, and a switching frequency of 500 kHz; the inductor ripple current is 250 mA. To calculate how much of that ripple current flows through the TEC element, however, the properties of the filter capacitor must be considered.

For relatively small capacitors (less than 22 μF) with very low equivalent series resistance (ESR, less than 10 $\text{m}\Omega$), such as ceramic capacitors, the following equation (5) may be used to estimate the ripple voltage on the capacitor due to the change in charge:

$$\Delta V_C = \frac{\pi^2}{2} (1-D) \left(\frac{f_o}{f_s}\right)^2 V_{TEC} \quad (5)$$

D = duty cycle

f_s = DRV592 switching frequency

$$f_o = \frac{1}{2\pi\sqrt{LC}}$$

For $L = 10 \mu\text{H}$ and $C = 10 \mu\text{F}$, the cutoff frequency, f_o , is 15.9 kHz. For worst case duty cycle of 0.5 and $V_{TEC} = 2.5 \text{ V}$, the ripple voltage on the capacitors is 6.2 mV. The ripple current may be calculated by dividing the ripple voltage by the TEC resistance of 1.5 Ω , resulting in a ripple current through the TEC element of 4.1 mA. Note that this is similar to the value calculated using the frequency domain approach.

For larger capacitors (greater than 22 μF) with relatively high ESR (greater than 100 $\text{m}\Omega$), such as electrolytic capacitors, the ESR dominates over the charging-discharging of the capacitor. The following simple equation (6) may be used to estimate the ripple voltage:

$$\Delta V_C = \Delta I_L \times R_{ESR} \quad (6)$$

ΔI_L = inductor ripple current

R_{ESR} = filter capacitor ESR

For a 100 μF electrolytic capacitor, an ESR of 0.1 Ω is common. If the 10 μH inductor is used, delivering 250 mA of ripple current to the capacitor (as calculated above), then the ripple voltage is 25 mV. This is over ten times that of the 10 μF ceramic capacitor, as ceramic capacitors typically have negligible ESR.

For worst case conditions, the on-resistance of the output transistors has been ignored to give the maximum theoretical ripple current. In reality, the voltage drop across the output transistors decreases the maximum V_O as the output current increases. It can be shown using equation (4) that this decreases the inductor ripple current, and therefore the TEC ripple current.

POWER SUPPLY DECOUPLING

To reduce the effects of high-frequency transients or spikes, a small ceramic capacitor, typically 0.1 μF to 1 μF , should be placed as close to each set of PVDD pins of the DRV592 as possible. For bulk decoupling, a 10 μF to 100 μF tantalum or aluminum electrolytic capacitor should be placed relatively close to the DRV592.

SHUTDOWN OPERATION

The DRV592 includes a shutdown mode that disables the outputs and places the device in a low supply current state. The **SHUTDOWN** pin may be controlled with a TTL logic signal. When **SHUTDOWN** is held high, the device operates normally. When **SHUTDOWN** is held low, the device is placed in shutdown. The **SHUTDOWN** pin must not be left floating. If the shutdown feature is unused, the pin may be connected to VDD.

FAULT REPORTING

The DRV592 includes circuitry to sense three faults:

- Overcurrent
- Undervoltage
- Overtemperature

These three fault conditions are decoded via the FAULT1 and FAULT0 terminals. Internally, these are open-drain outputs, so an external pull-up resistor of 5 $\text{k}\Omega$ or greater is required.

Table 1. Fault Indicators

| FAULT1 | FAULT0 | |
|--------|--------|------------------|
| 0 | 0 | Overcurrent |
| 0 | 1 | Undervoltage |
| 1 | 0 | Overtemperature |
| 1 | 1 | Normal operation |

The over-current fault is reported when the output current exceeds four amps. As soon as the condition is sensed, the over-current fault is set and the outputs go into a high-impedance state for approximately 3 μs to 5 μs (500 kHz operation). After 3 μs to 5 μs , the outputs are re-enabled. If the over-current condition has ended, the fault is cleared and the device resumes normal operation. If the over-current condition still exists, the above sequence repeats.

The under-voltage fault is reported when the operating voltage is reduced below 2.8 V. This fault is not latched, so as soon as the power-supply recovers, the fault is cleared

and normal operation resumes. During the under-voltage condition, the outputs are high-impedance to prevent over-dissipation due to increased $r_{DS(on)}$.

The over-temperature fault is reported when the junction temperature exceeds 130°C. The device continues operating normally until the junction temperature reaches 190°C, at which point the IC is disabled to prevent permanent damage from occurring. The system's controller must reduce the power demanded from the DRV592 once the over-temperature flag is set, or else the device switches off when it reaches 190°C. This flag is not latched, once the junction temperature drops below 130°C, the fault is cleared, and normal operation resumes.

POWER DISSIPATION AND MAXIMUM AMBIENT TEMPERATURE

Though the DRV592 is much more efficient than traditional linear solutions, the power drop across the on-resistance of the output transistors does generate some heat in the package, which may be calculated as shown in equation (7):

$$P_{DISS} = (I_{OUT})^2 \times r_{DS(on), total} \quad (7)$$

For example, at the maximum output current of 3 A through a total on-resistance of 130 mΩ (at $T_J = 25^\circ\text{C}$), the power dissipated in the package is 1.17 W.

The maximum ambient temperature may be calculated using equation (8):

$$T_A = T_J - (\theta_{JA} \times P_{DISS}) \quad (8)$$

PRINTED-CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS

Since the DRV592 is a high-current switching device, a few guidelines for the layout of the printed-circuit board (PCB) must be considered:

1. **Grounding.** Analog ground (AGND) and power ground (PGND) must be kept separated, ideally back to where the power supply physically connects to the PCB, minimally back to the bulk decoupling capacitor (10 μF ceramic minimum). Furthermore, the

PowerPAD ground connection should be made to AGND, not PGND. Ground planes are not recommended for AGND or PGND. Wide traces (100 mils) should be used for PGND while narrow traces (15 mils) should be used for AGND.

2. **Power supply decoupling.** A small 0.1- μF to 1- μF ceramic capacitor should be placed as close to each set of PVDD pins as possible, connecting from PVDD to PGND. A 0.1- μF to 1- μF ceramic capacitor should also be placed close to the AVDD pin, connecting from AVDD to AGND. A bulk decoupling capacitor of at least 10 μF , preferably ceramic, should be placed close to the DRV592, from PVDD to PGND.
3. **Power and output traces.** The power and output traces should be sized to handle the desired maximum output current. The output traces should be kept as short as possible to reduce EMI, i.e., the output filter should be placed as close as possible to the DRV592 outputs.
4. **PowerPAD.** The DRV592 in the Quad Flatpack package uses TI's PowerPAD technology to enhance the thermal performance. The PowerPAD is physically connected to the substrate of the DRV592 silicon, which is connected to AGND. The PowerPAD ground connection should therefore be kept separate from PGND as described above. The pad underneath the AGND pin may be connected underneath the device to the PowerPAD ground connection for ease of routing. For additional information on PowerPAD PCB layout, refer to the *PowerPAD Thermally Enhanced Package* application note, TI literature number SLMA002.
5. **Thermal performance.** For proper thermal performance, the PowerPAD must be soldered down to a thermal land, as described in the *PowerPAD Thermally Enhanced Package* application note, TI literature number SLMA002. In addition, at high current levels (greater than 2 A) or high ambient temperatures (greater than 25°C), an internal plane may be used for heat sinking. The vias under the PowerPAD should make a solid connection, and the plane should not be tied to ground except through the PowerPAD connection, as described above.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|----------------|
| DRV592VFP | ACTIVE | HLQFP | VFP | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | DRV592 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

VFP (S-PQFP-G32)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments Incorporated.

THERMAL PAD MECHANICAL DATA

VFP (S-PQFP-G32)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206318-2/E 06/13

NOTE: All linear dimensions are in millimeters

VFP (S-PQFP-G32) PowerPAD™



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.