











DRV8350, DRV8350R DRV8353, DRV8353R

SLVSDY6A - AUGUST 2018-REVISED JUNE 2019

DRV835x 100-V Three-Phase Smart Gate Driver

Features

- 9 to 100-V, Triple half-bridge gate driver
 - Optional integrated buck regulator
 - Optional triple low-side current shunt amplifiers
- Smart gate drive architecture
 - Adjustable slew rate control for EMI performance
 - V_{GS} handshake and minimum dead-time insertion to prevent shoot-through
 - 50-mA to 1-A peak source current
 - 100-mA to 2-A peak sink current
 - dV/dt mitigation through strong pulldown
- Integrated gate driver power supplies
 - High-side doubler charge pump For 100% PWM duty cycle control
 - Low-side linear regulator
- Integrated LM5008A buck regulator
 - 6 to 95-V operating voltage range
 - 2.5 to 75-V, 350-mA output capability
- Integrated triple current shunt amplifiers
 - Adjustable gain (5, 10, 20, 40 V/V)
 - Bidirectional or unidirectional support
- 6x, 3x, 1x, and independent PWM modes
 - Supports 120° sensored operation
- SPI or hardware interface available
- Low-power sleep mode (20 μ A at $V_{VM} = 48-V$)
- Integrated protection features
 - VM undervoltage lockout (UVLO)
 - Gate drive supply undervoltage (GDUV)
 - MOSFET V_{DS} overcurrent protection (OCP)
 - MOSFET shoot-through prevention
 - Gate driver fault (GDF)
 - Thermal warning and shutdown (OTW/OTSD)
 - Fault condition indicator (nFAULT)

Applications

- 3-phase brushless-DC (BLDC) motor modules
- Fans, blowers, and pumps
- E-Bikes, E-scooters, and E-mobility
- Power and garden tools, lawn mowers
- Drones, robotics, and RC toys
- Factory automation and textile machines

3 Description

The DRV835x family of devices are highly-integrated gate drivers for three-phase brushless DC (BLDC) motor applications. These applications include fieldoriented control (FOC), sinusoidal current control, and trapezoidal current control of BLDC motors. The device variants provide optional integrated current shunt amplifiers to support different motor control schemes and a buck regulator to power the gate driver or external controller.

DRV835x uses smart gate drive (SGD) architecture to decrease the number of external components that are typically necessary for MOSFET slew rate control and protection circuits. The SGD architecture also optimizes dead time to prevent shoot-through conditions, provides flexibility in decreasing electromagnetic interference (EMI) by MOSFET slew rate control, and protects against gate short circuit conditions through V_{GS} monitors. A strong gate pulldown circuit helps prevent unwanted dV/dt parasitic gate turn on events

Various PWM control modes (6x, 3x, 1x, and independent) are supported for simple interfacing to the external controller. These modes can decrease the number of outputs required of the controller for the motor driver PWM control signals. This family of devices also includes 1x PWM mode for simple sensored trapezoidal control of a BLDC motor by using an internal block commutation table.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8350	WQFN (32)	5.00 mm × 5.00 mm
DRV8350R	VQFN (48)	7.00 mm × 7.00 mm
DRV8353	WQFN (40)	6.00 mm × 6.00 mm
DRV8353R	VQFN (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		8.6 Register Maps	. 56
2	Applications 1	9	Application and Implementation	65
3	Description 1		9.1 Application Information	. 65
4	Revision History2		9.2 Typical Application	. 65
5	Device Comparison Table3	10	Power Supply Recommendations	. 77
6	Pin Configuration and Functions		10.1 Bulk Capacitance Sizing	. 77
7	Specifications	11	Layout	. 78
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	. 78
	7.2 ESD Ratings		11.2 Layout Example	. 79
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	. 80
	7.4 Thermal Information		12.1 Device Support	. 80
	7.5 Electrical Characteristics		12.2 Documentation Support	. 80
	7.6 SPI Timing Requirements		12.3 Related Links	. 81
	7.7 Typical Characteristics		12.4 Receiving Notification of Documentation Updates	s <mark>8</mark> 1
8	Detailed Description 21		12.5 Community Resources	. 81
•	8.1 Overview		12.6 Trademarks	. 81
	8.2 Functional Block Diagram22		12.7 Electrostatic Discharge Caution	
	8.3 Feature Description		12.8 Glossary	. 81
	8.4 Device Functional Modes53	13	Mechanical, Packaging, and Orderable	
	8.5 Programming		Information	. 81

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	changes from Original (August 2018) to Revision A	Page
•	Changed document status to production data	1
•	Deleted preview only note from DRV8350 and DRV8353 devices.	1



Device Comparison Table

DEVICE	VARIANT	SHUNT AMPLIFIERS	BUCK REGULATOR	INTERFACE
DRV8350	DRV8350H		None	Hardware (H)
DK V0330	DRV8350S	0	None	SPI (S)
DD\/0250D	DRV8350RH	U	250 m (D)	Hardware (H)
DRV8350R	DRV8350RS		350 mA (R)	SPI (S)
DD\/0252	DRV8353H		None	Hardware (H)
DRV8353	DRV8353S	3	None	SPI (S)
DRV8353R	DRV8353RH	ა	250 m (D)	Hardware (H)
	DRV8353RS		350 mA (R)	SPI (S)

6 Pin Configuration and Functions



Pin Functions—32-Pin DRV8350 Devices

	PIN		PIN			
NAME	NO.		TYPE(1)	DESCRIPTION		
NAIVIE	DRV8350H	DRV8350S				
СРН	1	1	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.		
CPL	32	32	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.		
DVDD	29	29	PWR	5-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and GND pins. This regulator can source up to 10 mA externally.		
ENABLE	22	22	1	Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs pulse can be used to reset fault conditions.		
GHA	5	5	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GHB	12	12	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GHC	13	13	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GLA	7	7	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.		
GLB	10	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.		


(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain




Pin Functions—32-Pin DRV8350 Devices (continued)

PIN				
NAME	NO. TY		TYPE(1)	DESCRIPTION
DRV8350H DRV8350S				
GLC	15	15	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GND	30	30	PWR	Device primary ground. Connect to system ground.
IDRIVE	19	_	1	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA	23	23	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	25	25	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	27	27	- 1	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	24	24	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	26	26	- 1	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	28	28	1	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	18	_	1	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC	21	_	NC	No internal connection. This pin can be left floating or connected to system ground.
nFAULT	17	17	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS	_	21	- 1	Serial chip select. A logic low on this pin enables serial interface communication.
SCLK	_	20	1	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI	_	19	1	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO	_	18	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	6	6	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	11	11	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	14	14	- 1	High-side source sense input. Connect to the high-side power MOSFET source.
SLA	8	8	I	Low-side source sense input. Connect to the low-side power MOSFET source.
SLB	9	9	I	Low-side source sense input. Connect to the low-side power MOSFET source.
SLC	16	16	1	Low-side source sense input. Connect to the low-side power MOSFET source.
VCP	4	4	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VDRAIN pins.
VDRAIN	3	3	1	High-side MOSFET drain sense input and charge pump reference. Connect to the common point of the MOSFET drains.
VDS	20	_	1	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VGLS	31	31	PWR	11-V internal regulator output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VGLS and GND pins.
VM	2	2	PWR	Gate driver power supply input. Connect to either VDRAIN or separate gate driver supply voltage. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and GND pins.

DRV8350RH RGZ Package 48-Pin VQFN With Exposed Thermal Pad Top View



DRV8350RS RGZ Package 48-Pin VQFN With Exposed Thermal Pad Top View





Pin Functions—48-Pin DRV8350R Devices

	PIN		-	n Functions—48-Pin DRV8350R Devices
	N	0.	TYPE(1)	DESCRIPTION
NAME	DRV8350RH	DRV8350RS		
AGND	27	27	PWR	Device analog ground. Connect to system ground.
BST	45	45	PWR	Buck regulator bootstrap input. Connect a X5R or X7R, 0.01-µF, 16-V, capacitor between the BST and SW pins.
СРН	4	4	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.
CPL	3	3	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.
DGND	41	41	PWR	Device digital ground. Connect to system ground.
DVDD	40	40	PWR	5-V internal regulator output. Connect a X5R or X7R, $1-\mu F$, $6.3-V$ ceramic capacitor between the DVDD and DGND pins. This regulator can source up to 10 mA externally.
ENABLE	33	33	1	Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
FB	48	48	I	Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.
GHA	8	8	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	17	17	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	18	18	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	10	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	15	15	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	20	20	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GND	1	1	PWR	Device primary ground. Connect to system ground.
IDRIVE	30	_	1	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA	34	34	i	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB		36	1	
	36		i	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	38	38	-	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	35	35	l .	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	37	37	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	39	39	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	29	_	I	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC	12	12	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	13	13	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	22	22	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	23	23	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	24	24	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	25	25	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	26	26	NC	No internal connection. This pin can be left floating or connected to system ground.
NC	32	_	NC	No internal connection. This pin can be left floating or connected to system ground.
nFAULT	28	28	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS	_	32	ı	Serial chip select. A logic low on this pin enables serial interface communication.
RCL	46	46	ı	Current limit off time set input. Connect a resistor between RCL and GND.
RT/SD	47	47	ı	On time set and remote shutdown input. Connect a resistor between RT/SD and VIN.
SCLK	_	31	1	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI		30	ı	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO		29	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	9	9	ı	High-side source sense input. Connect to the high-side power MOSFET source.
			i	
SHB	16	16	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	19	19	-	High-side source sense input. Connect to the high-side power MOSFET source.
SLA	11	11	l .	Low-side source sense input. Connect to the low-side power MOSFET source.
SLB	14	14	I .	Low-side source sense input. Connect to the low-side power MOSFET source.
SLC	21	21	I	Low-side source sense input. Connect to the low-side power MOSFET source.
SW	42	42	0	Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.
VCC	44	44	PWR	7-V internal regulator output. Gate supply for buck switch. Connect a X5R or X7R, 0.47-μF, 16-V ceramic capacitor between the VCC and GND pins.
VCP	7	7	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VDRAIN pins.
VDRAIN	6	6	I	High-side MOSFET drain sense input and charge pump reference. Connect to the common point of the MOSFET drains.
VDS	31		I	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VGLS	2	2	PWR	11-V internal regulator output. Connect a X5R or X7R, 1-μF, 16-V ceramic capacitor between the VGLS and GND pins.


(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain




Pin Functions—48-Pin DRV8350R Devices (continued)

	PIN			
NAME	NO.		TYPE(1)	DESCRIPTION
INAIVIE	DRV8350RH DRV8350RS	DRV8350RH DRV8350RS		
VIN	43	43	PWR	Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and GND pins.
VM	5	5	PWR	Gate driver power supply input. Connect to either VDRAIN or separate gate driver supply voltage. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and GND pins.

DRV8353H RTA Package 40-Pin WQFN With Exposed Thermal Pad Top View



DRV8353S RTA Package 40-Pin WQFN With Exposed Thermal Pad Top View



Pin Functions—40-Pin DRV8353 Devices

	PIN			
NAME	NO.		TYPE(1)	DESCRIPTION
NAME	DRV8353H	DRV8353S		
AGND	25	25	PWR	Device analog ground. Connect to system ground.
СРН	2	2	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.
CPL	1	1	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.
DVDD	38	38	PWR	5-V internal regulator output. Connect a X5R or X7R, 1-μF, 6.3-V ceramic capacitor between the DVDD and GND pins. This regulator can source up to 10 mA externally.
ENABLE	31	31	1	Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
GAIN	30	_	I	Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
GND	39	39	PWR	Device power ground. Connect to system ground.
GHA	6	6	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	15	15	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	16	16	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	8	8	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	13	13	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	18	18	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE	28	_	I	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA	32	32	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	34	34	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	36	36	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain




Pin Functions—40-Pin DRV8353 Devices (continued)


PIN				
NAME	N	0.	TYPE(1)	DESCRIPTION
NAIVIE	DRV8353H	DRV8353S		
INLA	33	33	1	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	35	35	ı	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	37	37	1	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	27	_	ı	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
nFAULT	26	26	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS	_	30	ı	Serial chip select. A logic low on this pin enables serial interface communication.
SCLK	_	29	I	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI	_	28	I	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO	_	27	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	7	7	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	14	14	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	17	17	I	High-side source sense input. Connect to the high-side power MOSFET source.
SNA	10	10	ı	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SNB	11	11	ı	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SNC	20	20	ı	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SOA	23	23	0	Shunt amplifier output.
SOB	22	22	0	Shunt amplifier output.
soc	21	21	0	Shunt amplifier output.
SPA	9	9	I	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPB	12	12	I	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPC	19	19	I	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
VCP	5	5	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VDRAIN pins.
VDRAIN	4	4	1	High-side MOSFET drain sense input and charge pump reference. Connect to the common point of the MOSFET drains.
VDS	29	_	1	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VGLS	40	40	PWR	11-V internal regulator output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VGLS and GND pins.
VM	3	3	PWR	Gate driver power supply input. Connect to either VDRAIN or separate gate driver supply voltage. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and GND pins.
VREF	24	24	PWR	Shunt amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.



DRV8353RH RGZ Package 48-Pin VQFN With Exposed Thermal Pad Top View

DRV8353RS RGZ Package nal Pad 48-Pin VQFN With Exposed Thermal Pad Top View





Pin Functions—48-Pin DRV8353R Devices

CPH 4 PWR pins. CPL 3 B BWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. DGND 41 41 PWR Device ground. Connect to system ground. DVDD 40 40 PWR 5-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGNI This regulator can source up to 10 mA externally. ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 18 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 1 High-side gate driver control input. This pin controls the output of the high-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.		PIN				
AGND 27 27 PWR Device analog ground. Connect to system ground.	NAME	NO.	NO.		TYPE(1)	DESCRIPTION
BST 45 45 PWR Buck regulator bootstrap input. Connect a XSR or X7R, 0.01-µF, 16-V, capacitor between the BST and SW pins. CPH 4 4 PWR Charge pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CPL 3 3 PWR Charge pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. DGND 41 41 PWR Device ground. Connect to system ground. DVDD 40 40 PWR 5-V internal regulator output. Connect a XSR or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGNI This regulator can source up to 10 mA externally. ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 48 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLA 10 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 30 S O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. INHA 34 34 I High-side gate driver output. Connect to the gate of the low-side power MOSFET. INHB 36 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 37 37 I Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INL	NAME	DRV8353RH	DRV8353RS			
CPH 4 4 4 PWR Charge pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CPL 3 3 3 PWR Charge pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect a XSR or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. CARIGE pump switching node. Connect to the system ground. CARIGE pump switching node. Connect to the gate of the high-side power MOSFET. CARIGE pump switching node. Canacity of the low-side power MOSFET. CARIGE pump switching node. CARIGE	AGND	27	27	PWR	Device analog ground. Connect to system ground.	
CPL 3 3 By Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH pins. DRND 41 41 PWR Device ground. Connect to system ground. DVDD 40 40 PWR 5-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGNI This regulator can source up to 10 mA externally. ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output. Connect to the gate of the low-side power MOSFET. INHA 34 34 I High-side gate driver output. This pin controls the output of the high-side gate driver. INHB 36 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.	BST	45	45	PWR	Buck regulator bootstrap input. Connect a X5R or X7R, 0.01-μF, 16-V, capacitor between the BST and SW pins.	
DGND 41 41 41 PWR Device ground. Connect to system ground. DVDD 40 40 PWR S-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGNI This regulator can source up to 10 mA externally. ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 18 O High-side gate driver output. Connect to the gate of the low-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 1 High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 39 39 1 Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 41 Low-side gate driver control input. This pin controls the output of the low-side gate driver.	СРН	4	4	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.	
DVDD 40 40 PWR 5-V internal regulator output. Connect a XSR or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGNI This regulator can source up to 10 mA externally. ENABLE 33 33 I Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 48 I Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GRIVE 30 — I Gate drive output. Connect to the gate of the low-side power MOSFET. INHA 34 1 High-side gate driver output. Connect to the gate of the high-side gate driver. INHB 36 36 1 High-side gate driver control input. This pin is a 7 level input pin set by an external resistor. INHC 38 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.	CPL	3	3	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor between the CPH and CPL pins.	
This regulator can source up to 10 mA externally. ENABLE 33 33 1 Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse used to reset fault conditions. FB 48 48 48 1 Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate driver output. Connect to the gate of the low-side power MOSFET. INHA 34 34 I High-side gate driver output. Connect to the gate of the low-side power MOSFET. INHB 36 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 37 37 I Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLB 37 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 10 10 20	DGND	41	41	PWR	Device ground. Connect to system ground.	
FB 48 48 48 1 Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHA 35 35 I Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INCD 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	DVDD	40	40	PWR	5-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and DGND pins. This regulator can source up to 10 mA externally.	
GAIN 32 — I Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 1 High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 1 Low-side gate driver control input. This pin controls the output of the low-side gate driver.	ENABLE	33	33	I	Gate driver enable. When this pin is logic low the device goes to a low power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.	
GND 1 1 PWR Device power ground. Connect to system ground. GHA 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 19 PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	FB	48	48	1	Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.	
GHA 8 8 8 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHB 17 17 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 O High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLD 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GAIN	32	_	1	Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.	
GHB 17 17 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GHC 18 18 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I Low-side gate driver control input. This pin controls the output of the high-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.	GND	1	1	PWR	Device power ground. Connect to system ground.	
GHC 18 18 0 High-side gate driver output. Connect to the gate of the high-side power MOSFET. GLA 10 10 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.	GHA	8	8	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.	
GLA 10 10 10 C Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLB 15 15 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GHB	17	17	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.	
GLB 15 15 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. GLC 20 20 0 Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GHC	18	18	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.	
GLC 20 20 C Low-side gate driver output. Connect to the gate of the low-side power MOSFET. IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GLA	10	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
IDRIVE 30 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GLB	15	15	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
INHA 34 34 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	GLC	20	20	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
INHB 36 36 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	IDRIVE	30	_	1	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.	
INHC 38 38 I High-side gate driver control input. This pin controls the output of the high-side gate driver. INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	INHA	34	34	- 1	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INLA 35 35 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	INHB	36	36	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INLB 37 37 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	INHC	38	38	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INLC 39 39 I Low-side gate driver control input. This pin controls the output of the low-side gate driver. MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	INLA	35	35	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
MODE 29 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	INLB	37	37	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
	INLC	39	39	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
TABLET CO. CO. CO. CO. Footbied forther extent This rise is welled being boundaries of culture with the control of the control	MODE	29	_	1	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	
nfault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.	nFAULT	28	28	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.	

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain



Pin Functions—48-Pin DRV8353R Devices (continued)

PIN				
	NO.		TYPE(1)	DESCRIPTION
NAME	DRV8353RH	DRV8353RS		
nSCS	_	32	ı	Serial chip select. A logic low on this pin enables serial interface communication.
RCL	46	46	I	Current limit off time set input. Connect a resistor between RCL and GND.
RT/SD	47	47	I	On time set and remote shutdown input. Connect a resistor between RT/SD and VIN.
SCLK	_	31	I	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI	_	30	I	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO	_	29	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	9	9	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	16	16	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	19	19	I	High-side source sense input. Connect to the high-side power MOSFET source.
SNA	12	12	1	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SNB	13	13	1	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SNC	22	22	1	Shunt amplifier input. Connect to the low-side of the current shunt resistor.
SOA	25	25	0	Shunt amplifier output.
SOB	24	24	0	Shunt amplifier output.
SOC	23	23	0	Shunt amplifier output.
SPA	11	11	I	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPB	14	14	I	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPC	21	21	ı	Low-side source sense and shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SW	42	42	0	Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.
vcc	44	44	PWR	7-V internal regulator output. Gate supply for buck switch. Connect a X5R or X7R, 0.47-µF, 16-V ceramic capacitor between the VCC and GND pins.
VCP	7	7	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VDRAIN pins.
VDRAIN	6	6	I	High-side MOSFET drain sense input and charge pump reference. Connect to the common point of the MOSFET drains.
VDS	31	_	I	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VGLS	2	2	PWR	11-V internal regulator output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VGLS and GND pins.
VIN	43	43	PWR	Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins.
VM	5	5	PWR	Gate driver power supply input. Connect to either VDRAIN or separate gate driver supply voltage. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and GND pins.
VREF	26	26	PWR	Shunt amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.



7 Specifications

7.1 Absolute Maximum Ratings

at $T_A = -40$ °C to +125°C (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
GATE DRIVER			
Power supply pin voltage (VM)	-0.3	80	V
Voltage differential between ground pins (AGND, BGND, DGND, PGND)	-0.3	0.3	V
MOSFET drain sense pin voltage (VDRAIN)	-0.3	102	V
MOSFET drain sense pin voltage slew rate (VDRAIN)	0	2	V/µs
Charge pump pin voltage (CPH, VCP)	-0.3	V _{VDRAIN} + 16	V
Charge-pump negative-switching pin voltage (CPL)	-0.3	V_{VDRAIN}	V
Low-side gate drive regulator pin voltage (VGLS)	-0.3	18	V
Internal logic regulator pin voltage (DVDD)	-0.3	5.75	V
Digital pin voltage (ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nFAULT, nSCS, SCLK, SDI, SDO, VDS)	-0.3	5.75	V
Continuous high-side gate drive pin voltage (GHx)	-5 ⁽²⁾	V _{VCP} + 0.3	V
Transient 200-ns high-side gate drive pin voltage (GHx)	-10	V _{VCP} + 0.3	V
High-side gate drive pin voltage with respect to SHx (GHx)	-0.3	16	V
Continuous high-side source sense pin voltage (SHx)	-5 ⁽²⁾	102	V
Continuous high-side source sense pin voltage (SHx)	-5 ⁽²⁾	V _{VDRAIN} + 5	V
Transient 200-ns high-side source sense pin voltage (SHx)	-10	V _{VDRAIN} + 10	V
Continuous low-side gate drive pin voltage (GLx)	-1.0	V _{VGLS} + 0.3	V
Transient 200-ns low-side gate drive pin voltage (GLx)	-5.0	V _{VGLS} + 0.3	V
Gate drive pin source current (GHx, GLx)	Internally limited	Internally limited	Α
Gate drive pin sink current (GHx, GLx)	Internally limited	Internally limited	Α
Continuous low-side source sense pin voltage (SLx)	-1	1	V
Transient 200-ns low-side source sense pin voltage (SLx)	-5	5	V
Continuous shunt amplifier input pin voltage (SNx, SPx)	-1	1	V
Transient 200-ns shunt amplifier input pin voltage (SNx, SPx)	-5	5	V
Reference input pin voltage (VREF)	-0.3	5.75	V
Shunt amplifier output pin voltage (SOx)	-0.3	V _{VREF} + 0.3	V
BUCK REGULATOR		"	
Power supply pin voltage (VIN)	-0.3	100	V
Bootstrap pin voltage (BST)	-0.3	114	V
Bootstrap pin voltage with respect to SW (BST)	-0.3	14	V
Bootstrap pin voltage with respect to VCC (BST)	-0.3	100	V
Switching node pin voltage (SW)	-1	V_{VIN}	V
Internal regulator pin voltage (VCC)	-0.3	14	V
Input pin voltage (FB, RCL, RT/SD)	-0.3	7	V
DRV835x			
Ambient temperature, T _A	-40	125	°C
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{sto}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ VDRAIN pin voltage with respect to high-side gate pin (GHx) and phase node pin voltage (SHx) should be limited to 102 V maximum. This will limit the GHx and SHx pin negative voltage capability when VDRAIN is greater than 92 V.



7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

at $T_A = -40$ °C to +125°C (unless otherwise noted)

		MIN	MAX	UNIT
GATE DRIVE	ER .			
V_{VM}	Gate driver power supply voltage (VM)	9	75	V
V _{VDRAIN}	Charge pump reference and drain voltage sense (VDRAIN)	7	100	V
VI	Input voltage (ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nSCS, SCLK, SDI, VDS)	0	5.5	V
f _{PWM}	Applied PWM signal (INHx, INLx)	0	200(1)	kHz
t _{SH}	Switch-node slew rate range (SHx)	0	2	V/ns
I _{GATE_HS}	High-side average gate-drive current (GHx)	0	25 ⁽¹⁾	mA
I _{GATE_LS}	Low-side average gate-drive current (GLx)	0	25 ⁽¹⁾	mA
I _{DVDD}	External load current (DVDD)	0	10 ⁽¹⁾	mA
V_{VREF}	Reference voltage input (VREF)	3	5.5	V
I _{SO}	Shunt amplifier output current (SOx)	0	5	mA
V _{OD}	Open drain pullup voltage (nFAULT, SDO)	0	5.5	V
I _{OD}	Open drain output current (nFAULT, SDO)	0	5	mA
BUCK REGU	JLATOR			
V _{VIN}	Power supply voltage (VIN)	6	95	V
DRV835x			<u> </u>	
T _A	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C

⁽¹⁾ Power dissipation and thermal limits must be observed.

7.4 Thermal Information

		DRV8350	DRV8353	DRV835xR	
	THERMAL METRIC ⁽¹⁾	RTV (WQFN)	RTA (WQFN)	RGZ (VQFN)	UNIT
		32 PINS	40 PINS	48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	29.2	26.1	24.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.2	13.1	12.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.2	8.4	7.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	0.1	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.2	8.4	7.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.2	1.1	0.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDÉC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES (DVDD, VCP, VGLS, VM)					
I _{VM}	VM operating supply current	V _{VM} = V _{VDRAIN} = 48 V, ENABLE = 3.3 V, INHx/INLx = 0 V		8.5	13	mA
I _{VDRAIN}	VDRAIN operating supply current	V _{VM} = V _{VDRAIN} = 48 V, ENABLE = 3.3 V, INHx/INLx = 0 V		1.9	4	mA
VDIOTIIV		ENABLE = 0 V, V _{VM} = V _{VDRAIN} = 48 V, T _A = 25°C		20	40	
I _{SLEEP}	Sleep mode supply current	ENABLE = 0 V, V _{VM} = V _{VDRAIN} = 48 V, T _A = 125°C			100	μA
t _{RST}	Reset pulse time	ENABLE = 0 V period to reset faults	5		40	μs
t _{WAKE}	Turnon time	$V_{VM} > V_{UVLO}$, ENABLE = 3.3 V to outputs ready			1	ms
t _{SLEEP}	Turnoff time	ENABLE = 0 V to device sleep mode			1	ms
V _{DVDD}	DVDD regulator voltage	I _{DVDD} = 0 to 10 mA	4.75	5	5.25	V
* 0 0 0 0		$V_{VM} = 15 \text{ V}, I_{VCP} = 0 \text{ to } 25 \text{ mA}$	9	10.5	12	<u> </u>
	VCP energting voltage	$V_{VM} = 12 \text{ V}, V_{VCP} = 0 \text{ to } 20 \text{ mA}$	7.5	10	11.5	
V_{VCP}	VCP operating voltage with respect to VDRAIN	$V_{VM} = 10 \text{ V}, V_{CP} = 0 \text{ to } 25 \text{ Hz}$ $V_{VM} = 10 \text{ V}, I_{VCP} = 0 \text{ to } 15 \text{ mA}$	6	8	9.5	V
		$V_{VM} = 9 \text{ V, } V_{CP} = 0 \text{ to } 10 \text{ mA}$	5.5	7.5	8.5	
		$V_{VM} = 9 \text{ V, } I_{VCB} = 0 \text{ to 10 mA}$ $V_{VM} = 15 \text{ V, } I_{VGLS} = 0 \text{ to 25 mA}$	13	14.5	16	
	V010 11 11		10	11.5	12.5	
V_{VGLS}	VGLS operating voltage with respect to GND	V _{VM} = 12 V, I _{VGLS} = 0 to 20 mA V _{VM} = 10 V, I _{VGLS} = 0 to 15 mA	8	9.5		V
	war respect to GNE		7		10.5	
LOCICLEV	/EL INDUTE /ENABLE INUT INUT TO THE	V _{VM} = 9 V, I _{VGLS} = 0 to 10 mA	7	8.5	9.5	
	/EL INPUTS (ENABLE, INHx, INLx, nSCS,	SCLK, SDI)			0.0	
V _{IL}	Input logic low voltage		0		0.8	V
V _{IH}	Input logic high voltage		1.5		5.5	V
V _{HYS}	Input logic hysteresis			100		mV
I _{IL}	Input logic low current	$V_{VIN} = 0 V$	- 5		5	μA
I _{IH}	Input logic high current	V _{VIN} = 5 V		50	70	μA
R _{PD}	Pulldown resistance	To GND		100		kΩ
t _{PD}	Propagation delay	INHx/INLx transition to GHx/GLx transition		200		ns
FOUR-LEVI	EL H/W INPUTS (GAIN, MODE)					
V _{I1}	Input mode 1 voltage	Tied to GND		0		V
V _{I2}	Input mode 2 voltage	$47 \text{ k}\Omega \pm 5\%$ to tied GND		1.9		V
V_{I3}	Input mode 3 voltage	Hi-Z		3.1		V
V_{14}	Input mode 4 voltage	Tied to DVDD		5		V
R_{PU}	Pullup resistance	Internal pullup to DVDD		50		kΩ
R _{PD}	Pulldown resistance	Internal pulldown to GND		84		kΩ
SEVEN-LE\	VEL H/W INPUTS (IDRIVE, VDS)					
V _{I1}	Input mode 1 voltage	Tied to GND		0		V
V_{l2}	Input mode 2 voltage	18 k Ω ± 5% tied to GND		0.8		V
V_{I3}	Input mode 3 voltage	75 k Ω ± 5% tied to GND		1.7		V
V _{I4}	Input mode 4 voltage	Hi-Z		2.5		V
V _{I5}	Input mode 5 voltage	75 k Ω ± 5% tied to DVDD		3.3		V
V _{I6}	Input mode 6 voltage	18 k Ω ± 5% tied to DVDD		4.2		V
V _{I7}	Input mode 7 voltage	Tied to DVDD		5		V
R _{PU}	Pullup resistance	Internal pullup to DVDD		73		kΩ
R _{PD}	Pulldown resistance	Internal pulldown to GND		73		kΩ
	IN OUTPUTS (nFAULT, SDO)		1			
V _{OL}	Output logic low voltage	I _O = 5 mA			0.125	V
	Output high impedance leakage	V _O = 5 V	-2		2	μA



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GATE DRIV	ERS (GHx, GLx)						
			$V_{VM} = 15 \text{ V}, I_{VCP} = 0 \text{ to } 25 \text{ mA}$	9	10.5	12	
	High-side gate drive volt	tage	V _{VM} = 12 , I _{VCP} = 0 to 20 mA	7.5	10	11.5	
V_{GSH}	with respect to SHx	3-	$V_{VM} = 10 \text{ V}, I_{VCP} = 0 \text{ to } 15 \text{ mA}$	6	8	9.5	V
			$V_{VM} = 9 \text{ V}, I_{VCP} = 0 \text{ to } 10 \text{ mA}$	5.5	7.5	8.5	
			V _{VM} = 15 V, I _{VGLS} = 0 to 25 mA	9.5	11	12.5	
V	Low-side gate drive volta	age	V _{VM} = 12 V, I _{VGLS} = 0 to 20 mA	9	10.5	12	
V_{GSL}	with respect to PGND	- 3 -	V _{VM} = 10 V, I _{VGLS} = 0 to 15 mA	7.5	9	10.5	V
			V _{VM} = 9 V, I _{VGLS} = 0 to 10 mA	6.5	8	9.5	
Torko			DEAD_TIME = 00b		50		
			DEAD_TIME = 01b		100		
	Gate drive	SPI Device	DEAD_TIME = 10b		200		ns
	dead time		DEAD_TIME = 11b		400		
		H/W Device			100		
			TDRIVE = 00b		500		
			TDRIVE = 01b		1000		
t _{DRIVE}	Peak current	SPI Device	TDRIVE = 10b		2000		ns
	gate drive time		TDRIVE = 11b		4000		
		H/W Device			4000		
			IDRIVEP_HS or IDRIVEP_LS = 0000b		50		
			IDRIVEP_HS or IDRIVEP_LS = 0001b		50		
			IDRIVEP_HS or IDRIVEP_LS = 0010b		100		
			IDRIVEP_HS or IDRIVEP_LS = 0011b		150		
			IDRIVEP_HS or IDRIVEP_LS = 0100b		300		
			IDRIVEP_HS or IDRIVEP_LS = 0101b		350		
			IDRIVEP_HS or IDRIVEP_LS = 0110b		400		
			IDRIVEP_HS or IDRIVEP_LS = 0111b		450		
		SPI Device	IDRIVEP_HS or IDRIVEP_LS = 1000b		550		
			IDRIVEP_HS or IDRIVEP_LS = 1001b		600		
			IDRIVEP_HS or IDRIVEP_LS = 1010b		650		
I _{DRIVEP}	Peak source		IDRIVEP_HS or IDRIVEP_LS = 1011b		700		mA
	gate current		IDRIVEP_HS or IDRIVEP_LS = 1100b		850		
			IDRIVEP_HS or IDRIVEP_LS = 1101b		900		
			IDRIVEP_HS or IDRIVEP_LS = 1110b		950		
			IDRIVEP_HS or IDRIVEP_LS = 1111b		1000		
			IDRIVE = Tied to GND		50		
			IDRIVE = 18 k Ω ± 5% tied to GND		100		
			IDRIVE = 75 k Ω ± 5% tied to GND		150		
		H/W Device	IDRIVE = Hi-Z		300		
			IDRIVE = 75 k Ω ± 5% tied to DVDD		450		
			IDRIVE = 18 k Ω ± 5% tied to DVDD		700		
			IDRIVE = Tied to DVDD		1000		



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			IDRIVEN_HS or IDRIVEN_LS = 0000b		100		
			IDRIVEN_HS or IDRIVEN_LS = 0001b		100		
			IDRIVEN_HS or IDRIVEN_LS = 0010b	200			
			IDRIVEN_HS or IDRIVEN_LS = 0011b		300		
			IDRIVEN_HS or IDRIVEN_LS = 0100b		600		
			IDRIVEN_HS or IDRIVEN_LS = 0101b	 	700		
			IDRIVEN_HS or IDRIVEN_LS = 0110b		800		
			IDRIVEN_HS or IDRIVEN_LS = 0111b		900		
		SPI Device	IDRIVEN_HS or IDRIVEN_LS = 1000b		1100		
			IDRIVEN_HS or IDRIVEN_LS = 1001b		1200		
			IDRIVEN_HS or IDRIVEN_LS = 1010b		1300		
DRIVEN	Peak sink		IDRIVEN_HS or IDRIVEN_LS = 1011b		1400		mA
DRIVEN	gate current		IDRIVEN_HS or IDRIVEN_LS = 1100b		1700		
			IDRIVEN_HS or IDRIVEN_LS = 1101b		1800		
			IDRIVEN_HS or IDRIVEN_LS = 1110b		1900		
			IDRIVEN_HS or IDRIVEN_LS = 1111b		2000		
			IDRIVE = Tied to GND		100		
			IDRIVE = 18 k Ω ± 5% tied to GND		200		
			IDRIVE = 75 k Ω ± 5% tied to GND		300		
		H/W Device	IDRIVE = 75 K2 ± 5% tied to GND		600		
		n/w Device	IDRIVE = 75 k Ω ± 5% tied to DVDD				
					900		
			IDRIVE = 18 kΩ ± 5% tied to DVDD		1400		
			IDRIVE = Tied to DVDD		2000		
HOLD	Gate holding current		Source current after t _{DRIVE}	50			mA
	Coto otropa pulldous a	nume of	Sink current after t _{DRIVE}		100		Λ.
STRONG	Gate strong pulldown of	current	GHx to SHx and GLx to SPx/SLx		150		A kΩ
R _{OFF}	Gate hold off resistor	SOV SDV VDEE\	GHx to SHx and GLx to SPx/SLx		150		K12
JURKENI	SHUNT AMPLIFIER (SNx,	JOX, SFX, VKEF)	CSV CVIV - 00P	4 OE	_	E 15	
			CSA_GAIN = 00b	4.85	5	5.15	
		SPI Device	CSA_GAIN = 01b	9.7	10	10.3	
			CSA_GAIN = 10b	19.4	20	20.6	
G _{CSA}	Amplifier gain		CSA_GAIN = 11b	38.8	40	41.2	V/V
			GAIN = Tied to GND	4.85	5	5.15	
		H/W Device	GAIN = 47 k Ω ± 5% tied to GND	9.7	10	10.3	
			GAIN = Hi-Z	19.4	20	20.6	
			GAIN = Tied to DVDD	38.8	40	41.2	
			$V_{O_STEP} = 0.5 \text{ V, } G_{CSA} = 5 \text{ V/V}$	<u> </u>	250		
SET	Settling time to ±1%		$V_{O_STEP} = 0.5 \text{ V}, G_{CSA} = 10 \text{ V/V}$	<u> </u>	500		ns
			$V_{O_STEP} = 0.5 \text{ V}, G_{VSA} = 20 \text{ V/V}$		1000		
			$V_{O_STEP} = 0.5 \text{ V}, G_{CSA} = 40 \text{ V/V}$		2000		
/ _{СОМ}	Common mode input r			-0.15		0.15	V
DIFF	Differential mode input	range		-0.3		0.3	V
OFF	Input offset error		$V_{SP} = V_{SN} = 0 \text{ V}$	-3		3	mV
V _{DRIFT}	Drift offset		$V_{SP} = V_{SN} = 0 \text{ V}$	 	10		μV/°C
V _{LINEAR}	SOx output voltage line	ear range		0.25		V _{VREF} – 0.25	V



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SPI Device	V _{SP} = V _{SN} = 0 V, VREF_DIV = 0b		V _{VREF} – 0.3		
V_{BIAS}	SOx output voltage bias $V_{SP} = V_{SN} = 0 \text{ V, VREF_DIV} = 1b$ $H/W \text{ Device} \qquad V_{SP} = V_{SN} = 0 \text{ V}$	SPI Device	V _{SP} = V _{SN} = 0 V, VREF_DIV = 1b		V _{VREF} / 2		V
			V _{VREF} / 2				
I _{BIAS}	SPx/SNx input bias curren	t				250	μΑ
V _{SLEW}	SOx output slew rate		60-pF load		10		V/µs
I _{VREF}	VREF input current		V _{VREF} = 5 V		1.5	2.5	mA
HOD	11.20 2 - 1 1 - 2 10		DRV835x: 60-pF load		10		MHz
UGB	Unity gain bandwidth		DRV835xR: 60-pF load		1		MHz
PROTECTIO	N CIRCUITS						
			DRV835x: VM falling, UVLO report	8.0	8.3	8.8	
	VM undervoltage lockout		DRV835x: VM rising, UVLO recovery	8.2	8.5	9.0	V
V_{VM_UV}			DRV835xR: VM falling, UVLO report	8.0	8.3	8.6	
			DRV835xR: VM rising, UVLO recovery	8.2	8.5	8.8	
V_{VM_UVH}	VM undervoltage hysteres	is	Rising to falling threshold		200		mV
t _{VM_UVD}	VM undervoltage deglitch	time	VM falling, UVLO report		10		μs
			DRV835x: VDRAIN falling, UVLO report	6.1	6.4	6.8	
	\/DD \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		DRV835x: VDRAIN rising, UVLO recovery	6.3	6.6	7.0	
V_{VDR_UV}	VDRAIN undervoltage lock	Cout	DRV835xR: VDRAIN falling, UVLO report	6.1	6.4	6.7	V
			DRV835xR: VDRAIN rising, UVLO recovery	6.3	6.6	6.9	
V_{VDR_UVH}	VDRAIN undervoltage hys	teresis	Rising to falling threshold		200		mV
t _{VDR_UVD}	VDRAIN undervoltage deg	litch time	VDRAIN falling, UVLO report		10		μs
V _{VCP_UV}	VCP charge pump underve	oltage lockout	VCP falling, GDUV report		V _{DRAIN} + 5		V
V _{VGLS_UV}	VGLS low-side regulator u lockout	ndervoltage	VGLS falling, GDUV report		4.25		V
\/	Lligh side gets sler		Positive clamping voltage	12.5	13.5	16	
V _{GS_CLAMP}	High-side gate clamp		Negative clamping voltage		-0.7		V



at I _A .e	PARAMETER	10 . 0 V, V _V	$_{\text{RAIN}} = 9 \text{ to 100 V}, \ v_{\text{VIN}} = 40 \text{ V} \text{ (unless otherwise}$ $ \qquad $	MIN	TYP	MAX	UNIT
	THUMBIEN		DRV835x: VDS_LVL = 0000b	0.041	0.06		0
			DRV835x: VDS_LVL = 0001b	0.051	0.07		
			DRV835x: VDS_LVL = 0010b	0.061	0.08		
			DRV835x: VDS_LVL = 0011b	0.071	0.09		
			DRV835x: VDS_LVL = 0100b	0.081	0.1		
			DRV835xR: VDS_LVL = 0000b	0.048	0.06		
			DRV835xR: VDS_LVL = 0001b	0.056	0.07		
			DRV835xR: VDS_LVL = 0010b	0.064	0.08		
			DRV835xR: VDS_LVL = 0011b	0.072	0.09		
			DRV835xR: VDS_LVL = 0100b	0.085	0.1		
		SPI Device	VDS_LVL = 0101b	0.18	0.2		V
			VDS_LVL = 0110b	0.27	0.3		-
			VDS_LVL = 0111b	0.36	0.4		
			VDS_LVL = 1000b	0.45	0.5		
	\/ avaraurrant		VDS_LVL = 1000b	0.54	0.6		
V_{VDS_OCP}	V _{DS} overcurrent trip voltage		VDS_LVL = 1010b	0.63	0.7		
			VDS_LVL = 1011b	0.72	0.8		
			VDS_LVL = 1001b	0.72	0.8		
			VDS_LVL = 1100b	0.81	1.0		
			VDS_LVL = 1110b	1.35	1.5		
			VDS_LVL = 1111b	1.8	2		
			DRV835x: VDS = Tied to GND	0.041	0.06		
			DRV835x: VDS = 18 k Ω ± 5% tied to GND	0.081	0.1	MAX 0.072 0.084 0.096 0.108 0.115 0.072 0.084 0.096 0.108 0.115 0.22 0.33 0.44 0.55 0.66 0.77 0.88 0.99 1.1 1.65 2.2 0.072 0.115 0.072 0.115 0.22 0.44 0.77 1.1 1.	
			DRV835xR: VDS = Tied to GND	0.048	0.06		
		HAM Davida	DRV835xR: VDS = 18 k Ω ± 5% tied to GND	0.085	0.1		
		H/W Device	VDS = 75 k Ω ± 5% tied to GND	0.18	0.2		V
			VDS = Hi-Z	0.36	0.4		
			VDS = 75 k Ω ± 5% tied to DVDD	0.63	0.7		
			VDS = 18 k Ω ± 5% tied to DVDD	0.9	1	1.1	
			VDS = Tied to DVDD	L	Disabled		
			OCP_DEG = 00b		1		
	V _{DS} and V _{SENSE}	SPI Device	OCP_DEG = 01b		2		
t _{OCP_DEG}	overcurrent deglitch time		OCP_DEG = 10b		4		μs
		1104/5	OCP_DEG = 11b		8		
		H/W Device	25111111 201		4		
			SEN_LVL = 00b		0.25		
.,	V _{SENSE} overcurrent trip	SPI Device	SEN_LVL = 01b		0.5		.,
V _{SEN_OCP}	voltage		SEN_LVL = 10b		0.75		V
			SEN_LVL = 11b		1		
		H/W Device	TRETRY		1		
		SPI Device	TRETRY = 0b		8		ms
t _{RETRY}	Overcurrent retry time		TRETRY = 1b		50		μS
<u>-</u>	T1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H/W Device	Di di T		8	4=0	ms
T _{OTW}	Thermal warning temperat		Die temperature, T _J	130	150		°C
T _{OTSD}	Thermal shutdown temper	ature	Die temperature, T _J	150	170	190	°C
T _{HYS}	Thermal hysteresis		Die temperature, T _J		20		°C
BUCK REGU	LA FOR VCC						
V_{VCC_REG}	VCC regulator voltage		V 01.05V	6.6	7	7.4	V
-	VCC hymnos thereby		V _{VIN} = 6 to 8.5 V		100		mV
V _{VCC_BYT}	VCC bypass threshold		V _{VIN} increasing		8.5		V



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VCC_BYH}	VCC bypass hysteresis			300		mV
		$V_{VIN} = 6 V$		100		Ω
V _{VCC_OUT}	VCC output impedance	V _{VIN} = 10 V		8.8		Ω
		$V_{VIN} = 48 V$		0.8		Ω
V _{VCC_LIM}	VCC current limit			9.2		mA
V _{VCC_UV}	VCC undervoltage lockout			5.3		V
V _{VCC_UVH}	VCC undervoltage lockout hysteresis			190		mV
V _{VCC_UVFD}	VCC filter delay			3		μS
I _{IN_OP}	IIN operating current	FB = 3 V		550	750	μΑ
I _{IN_OP}	IIN shutdown current	RT/SD = 0 V		110	176	μΑ
BUCK REGU	JLATOR SWITCHING					
R _{DS(on)}	Buck switch R _{DS(on)}	I _{TEST} = 200 mA		1.25	2.57	Ω
V _{GATE_UV}	Gate drive undervoltage lockout	V _{BST} - V _{SW} rising	2.8	3.8	4.8	V
V _{GATE_UVH}	Gate drive undervoltage lockout hysteresis			490		mV
V _{SWITCH}	Pre-charge switch voltage	At 1 mA		0.8		V
t _{ON}	Pre-charge switch on-time			150		ns
BUCK REGU	JLATOR CURRENT LIMIT		1			
I _{LIMIT}	Current limit threshold		0.41	0.51	0.61	Α
t _{LIM}	Current limit response time	I _{SW} overdrive = 0.1 A, time to switch off		350		ns
t _{OFF1}	Off time generator	FB = 0 V, RCL = 100 kΩ		35		μS
t _{OFF2}	Off time generator	FB = 2.3 V, RCL = 100 k Ω		2.56		μS
BUCK REGU	JLATOR ON TIME GENERATOR					
t _{ON1}	Ton 1	V_{VIN} = 10 V, RON = 200 k Ω	2.15	2.77	3.5	μS
t _{ON2}	Ton 2	V_{VIN} = 95 V, RON = 200 k Ω	200	300	420	μS
V _{SDT}	Remote shutdown threshold	Rising	0.4	0.7	1.05	V
V _{SDH}	Remote shutdown hysteresis			35		mV
BUCK REGU	JLATOR MINIMUM OFF TIME		•			
t _{OFF_MIN}	Minimum off time	FB = 0 V		300		ns
BUCK REGU	JLATOR REGULATIONS AND OV COMPA	RATORS			•	
V _{FB}	FB reference threshold	Internal reference, trip point for switch on	2.445	2.5	2.55	V
V_{FB_OV}	FB overvoltage threshold	Trip point for switch off		2.875		V
I _{FB_BIAS}	FB bias current			100		μΑ
BUCK REGU	JLATOR THERMAL SHUTDOWN					
T _{SD}	Thermal shutdown threshold			165		°C
T _{SDH}	Thermal shutdown hysteresis			25		°C



7.6 SPI Timing Requirements

at $T_A = -40$ °C to +125°C, $V_{VM} = 9$ to 75 V (unless otherwise noted)

			MIN	NOM MAX	UNIT
t _{READY}	SPI ready after enable	VM > UVLO, ENABLE = 3.3 V		1	ms
t _{CLK}	SCLK minimum period		100		ns
t _{CLKH}	SCLK minimum high time		50		ns
t _{CLKL}	SCLK minimum low time		50		ns
t _{SU_SDI}	SDI input data setup time		20		ns
t _{H_SDI}	SDI input data hold time		30		ns
t _{D_SDO}	SDO output data delay time	SCLK high to SDO valid		30	ns
t _{SU_nSCS}	nSCS input setup time		50		ns
t _{H_nSCS}	nSCS input hold time		50		ns
t _{HI_nSCS}	nSCS minimum high time before a	ctive low	400		ns
t _{DIS_nSCS}	nSCS disable time	nSCS high to SDO high impedance		10	ns





Figure 1. SPI Slave Mode Timing Diagram




7.7 Typical Characteristics





Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The DRV835x family of devices are integrated 100-V gate drivers for three-phase motor drive applications. These devices decrease system component count, cost, and complexity by integrating three independent half-bridge gate drivers, charge pump and linear regulator for the high-side and low-side gate driver supply voltages, optional triple current shunt amplifiers, and an optional 350-mA buck regulator. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring the most commonly used settings through fixed external resistors.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents with a 25-mA average output current. The high-side gate drive supply voltage is generated using a doubler charge-pump architecture that regulates the VCP output to V_{VDRAIN} + 10.5-V. The low-side gate drive supply voltage is generated using a linear regulator from the VM power supply that regulates the VGLS output to 14.5-V. The VGLS supply is further regulated to 11-V on the GLx low-side gate driver outputs. A smart gate-drive architecture provides the ability to dynamically adjust the output gate-drive current strength allowing for the gate driver to control the power MOSFET V_{DS} switching speed. This allows for the removal of external gate drive resistors and diodes reducing BOM component count, cost, and PCB area. The architecture also uses an internal state machine to protect against gate-drive short-circuit events, control the half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.

The gate drivers can operate in either a single or dual supply architecture. In the single supply architecture, VM can be tied to VDRAIN and is regulated to the correct supply voltages internally. In the dual supply architecture, VM can be connected to a lower voltage supply from a more efficient switching regulator to improve the device efficiency. VDRAIN stays connected to the external MOSFETs to set the correct charge pump and overcurrent monitor reference.

The DRV8353 and DRV8353R devices integrate three, bidirectional current-shunt amplifiers for monitoring the current level through each of the external half-bridges using a low-side shunt resistor. The gain setting of the shunt amplifier can be adjusted through the SPI or hardware interface with the SPI providing additional flexibility to adjust the output bias point.

The DRV8350R and DRV8353R devices integrate a 350-mA buck regulator that can be used to power an external controller or other logic circuits. The buck regulator is implemented as a separate internal die that can use either the same or a different power supply from the gate driver.

In addition to the high level of device integration, the DRV835x family of devices provides a wide range of integrated protection features. These features include power-supply undervoltage lockout (UVLO), gate drive undervoltage lockout (GDUV), V_{DS} overcurrent monitoring (OCP), gate-driver short-circuit detection (GDF), and overtemperature shutdown (OTW/OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the SPI registers on the SPI device version.

The DRV835x family of devices are available in 0.5-mm pin pitch, QFN surface-mount packages. The QFN sizes are 5×5 mm for the 32-pin package, 6×6 mm for the 40-pin package, and 7×7 mm for the 48-pin package.

8.2 Functional Block Diagram




Figure 14. Block Diagram for DRV8350H






Figure 15. Block Diagram for DRV8350S




Figure 16. Block Diagram for DRV8350RH






Figure 17. Block Diagram for DRV8350RS




Figure 18. Block Diagram for DRV8353H






Figure 19. Block Diagram for DRV8353S




Figure 20. Block Diagram for DRV8353RH






Figure 21. Block Diagram for DRV8353RS

8.3 Feature Description

8.3.1 Three Phase Smart Gate Drivers

The DRV835x family of devices integrates three, half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The VCP doubler charge pump provides the correct gate bias voltage to the high-side MOSFET across a wide operating voltage range in addition to providing 100% duty-cycle support. The internal VGLS linear regulator provides the gate-bias voltage for the low-side MOSFETs. The half-bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of loads.

The DRV835x family of devices implement a smart gate-drive architecture which allows the user to dynamically adjust the gate drive current without requiring external gate current limiting resistors. Additionally, this architecture provides a variety of protection features for the external MOSFETs including automatic dead-time insertion, parasitic dV/dt gate turnon prevention, and gate-fault detection.

8.3.1.1 PWM Control Modes

The DRV835x family of devices provides four different PWM control modes to support various commutation and control methods. Texas Instruments does not recommend changing the MODE pin or PWM_MODE register during operation of the power MOSFETs. Set all INHx and INLx pins to logic low before making a MODE or PWM_MODE change.

8.3.1.1.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)

In this mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INHx and INLx signals control the output state as listed in Table 1.

INLx	INHx	GLx	GHx	SHx
0	0	L	L	Hi-Z
0	1	L	Н	Н
1	0	Н	L	L
1	1	L	L	Hi-Z

Table 1. 6x PWM Mode Truth Table

8.3.1.1.2 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 k Ω to AGND)

In this mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to change the half-bridge to high impedance. If the high-impedance (Hi-Z) sate is not required, tie all INLx pins logic high. The corresponding INHx and INLx signals control the output state as listed in Table 2.

Table 2. 3x PWM Mode Truth Table

INLx	INHx	GLx	GHx	SHx
0	Х	L	L	Hi-Z
1	0	Н	L	L
1	1	L	Н	Н

8.3.1.1.3 1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)

In this mode, the DRV835x family of devices uses 6-step block commutation tables that are stored internally. This feature allows for a three-phase BLDC motor to be controlled using a single PWM sourced from a simple controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic inputs. The state inputs can be controlled by an external controller or connected directly to hall sensor digital outputs from the motor (INLA = HALL_A, INHB = HALL_B, INLB = HALL_C). The 1x PWM mode usually operates with synchronous rectification, however it can be configured to use asynchronous diode freewheeling rectification on SPI devices. This configuration is set using the 1PWM_COM bit through the SPI registers.

The INHC input controls the direction through the 6-step commutation table which is used to change the direction of the motor when hall sensors are directly controlling the INLA, INHB, and INLB state inputs. Tie the INHC pin low if this feature is not required.

Submit Documentation Feedback

!PWM

ı

 $C \rightarrow A$

 $B \rightarrow A$

PWM

L

5

6

0

0

1

1

1

0

1

1

0

0

0

1



The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when it is pulled low. This brake is independent of the states of the other input pins. Tie the INLC pin high if this feature is not required.

LOGIC AND HALL INPUTS **GATE-DRIVE OUTPUTS** INHC = 0INHC = 1 PHASE A PHASE B PHASE C STATE DESCRIPTION INLA INHB INLB INLA INHB INLB **GHA** GLA **GHB** GLB GHC GLC 0 0 0 Stop Stop 0 0 0 L L L L !PWM **PWM** Н Align Н Align **PWM** 1 1 0 0 0 1 L !PWM L Н $\mathsf{B} \to \mathsf{C}$ 2 1 0 0 0 1 1 **PWM** !PWM L L L Н $\mathsf{A} \to \mathsf{C}$ 0 1 PWM !PWM Н L $A \rightarrow B$ 3 1 0 1 0 ı ı PWM !PWM 4 0 0 1 1 1 0 L L Н $\mathsf{C}\to\mathsf{B}$ L

Table 3. Synchronous 1x PWM Mode

Table 4. Asynchronous 1x PWM Mode 1PWM COM = 1 (SPI Only)

L

ı

Н

Н

L

PWM

L

!PWM

LOGIC AND HALL INPUTS						GATE-DRIVE OUTPUTS							
STATE	INHC = 0		INHC = 1		PHASE A		PHASE B		PHASE C		DECORIDEION		
	INLA	INHB	INLB	INLA	INHB	INLB	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop
Align	1	1	1	1	1	1	PWM	L	L	Н	L	Н	Align
1	1	1	0	0	0	1	L	L	PWM	L	L	Н	$B \rightarrow C$
2	1	0	0	0	1	1	PWM	L	L	L	L	Н	$A \rightarrow C$
3	1	0	1	0	1	0	PWM	L	L	Н	L	L	$A \rightarrow B$
4	0	0	1	1	1	0	L	L	L	Н	PWM	L	$C \rightarrow B$
5	0	1	1	1	0	0	L	Н	L	L	PWM	L	$C \rightarrow A$
6	0	1	0	1	0	1	L	Н	PWM	L	L	L	$B \rightarrow A$

Figure 22 and Figure 23 show the different possible configurations in 1x PWM mode.




Figure 22. 1x PWM—Simple Controller

Figure 23. 1x PWM—Hall Sensor

8.3.1.1.4 Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)

In this mode, the corresponding input pin independently controls each high-side and low-side gate driver. This control mode allows for the external controller to bypass the internal dead-time handshake of the DRV835x or to utilize the high-side and low-side drivers to drive separate high-side and low-side loads with each half-bridge. These types of loads include unidirectional brushed DC motors, solenoids, and low-side and high-side switches. In this mode, If the system is configured in a half-bridge configuration, shoot-through occurs when the high-side and low-side MOSFETs are turned on at the same time.

Table 5. Independent PWM Mode Truth Table

INLx	INHx	GLx	GHx
0	0	L	L
0	1	L	Н
1	0	Н	L
1	1	Н	Н

Because the high-side and low-side V_{DS} overcurrent monitors share the SHx sense line, using both of the monitors is not possible if both the high-side and low-side gate drivers are being operated independently.

In this case, connect the SHx pin to the high-side driver and disable the V_{DS} overcurrent monitors as shown in Figure 24.




Figure 24. Independent PWM High-Side and Low-Side Drivers

If the half-bridge is used to implement only a high-side or low-side driver, using the V_{DS} overcurrent monitors is still possible. Connect the SHx pin as shown in Figure 25 or Figure 26. The unused gate driver and the corresponding input can be left disconnected.




Figure 25. Single High-Side Driver

Figure 26. Single Low-Side Driver



8.3.1.2 Device Interface Modes

The DRV835x family of devices support two different interface modes (SPI and hardware) to allow the end application to design for either flexibility or simplicity. The two interface modes share the same four pins, allowing the different versions to be pin to pin compatible. This allows for application designers to evaluate with one interface version and potentially switch to another with minimal modifications to their design.

8.3.1.2.1 Serial Peripheral Interface (SPI)

The SPI devices support a serial communication bus that allows for an external controller to send and receive data with the DRV835x. This allows for the external controller to configure device settings and read detailed fault information. The interface is a four wire interface utilizing the SCLK, SDI, SDO, and nSCS pins.

- The SCLK pin is an input which accepts a clock signal to determine when data is captured and propagated on SDI and SDO.
- The SDI pin is the data input.
- The SDO pin is the data output. The SDO pin uses an open-drain structure and requires an external pullup resistor.
- The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the DRV835x.

For more information on the SPI, see the SPI Communication section.

8.3.1.2.2 Hardware Interface

Hardware interface devices convert the four SPI pins into four resistor configurable inputs, GAIN, IDRIVE, MODE, and VDS. This allows for the application designer to configure the most commonly used device settings by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT pin.

- The GAIN pin configures the current shunt amplifier gain.
- The IDRIVE pin configures the gate drive current strength.
- The MODE pin configures the PWM control mode.
- The VDS pin configures the voltage threshold of the V_{DS} overcurrent monitors.

For more information on the hardware interface, see the *Pin Diagrams* section.




Figure 27. SPI




Figure 28. Hardware Interface

8.3.1.3 Gate Driver Voltage Supplies and Input Supply Configurations

The high-side gate-drive voltage supply is created using a doubler charge pump that operates from the VM and VDRAIN voltage supply inputs. The charge pump allows the gate driver to correctly bias the high-side MOSFET gate with respect to the source across a wide input supply voltage range. The charge pump is regulated to keep a fixed output voltage of V_{VDRAIN} + 10.5 V and supports an average output current of 25 mA. When V_{VM} is less than 12 V, the charge pump operates in full doubler mode and generates $V_{VCP} = 2 \times V_{VM} - 1.5$ V with respect to V_{VDRAIN} when unloaded. The charge pump is continuously monitored for undervoltage to prevent under-driven MOSFET conditions.

The charge pump requires a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VDRAIN and VCP pins to act as the storage capacitor. Additionally, a X5R or X7R, 47-nF, VDRAIN-rated ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.




Figure 29. Charge Pump Architecture

The low-side gate drive voltage is created using a linear regulator that operates from the VM voltage supply input. The VGLS linear regulator allows the gate driver to correctly bias the low-side MOSFET gate with respect to ground. The VGLS linear regulator output is fixed at 14.5 V and further regulated to 11-V on the GLx outputs during operation. The VGLS regulator supports an output current of 25 mA. The VGLS linear regulator is monitored for undervoltage to prevent under driver MOSFET conditions. The VGLS linear regulator requires a X5R or X7R, 1-µF, 16-V ceramic capacitor between VGLS and GND.

Since the charge pump output is regulated to V_{VDRAIN} + 10.5 V this allows for VM to be supplied either directly from the high voltage motor supply (up to 75 V) to support a single supply system or from a low voltage gate driver power supply derived from a switching or linear regulator to improve the device efficiency or utilize an externally available power supply. On the DRV8350R and DRV8353R devices the integrated buck regulator can be used to create the efficient low voltage supply for VM without the need for an additional regulator. Figure 30 and Figure 31 show examples of the DRV835x configured in either single supply or dual supply configuration.






Figure 30. Single Supply Example

Figure 31. Dual Supply Example

8.3.1.4 Smart Gate Drive Architecture

The DRV835x gate drivers use an adjustable, complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates.

Additionally, the gate drivers use a smart gate-drive architecture to provide additional control of the external power MOSFETs, take additional steps to protect the MOSFETs, and allow for optimal tradeoffs between efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE which are detailed in the IDRIVE: MOSFET Slew-Rate Control section and TDRIVE: MOSFET Gate Drive Control section. Figure 32 shows the high-level functional block diagram of the gate driver.

The IDRIVE gate-drive current and TDRIVE gate-drive time should be initially selected based on the parameters of the external power MOSFET used in the system and the desired rise and fall times (see the *Application and Implementation* section).

The high-side gate driver also implements a Zener clamp diode to help protect the external MOSFET gate from overvoltage conditions in the case of external short-circuit events on the MOSFET.




Figure 32. Gate Driver Block Diagram

8.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control

The IDRIVE component implements adjustable gate-drive current to control the MOSFET V_{DS} slew rates. The MOSFET V_{DS} slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes, dV/dt gate turnon leading to shoot-through, and switching voltage transients related to parasitics in the external half-bridge. IDRIVE operates on the principal that the MOSFET V_{DS} slew rates are predominately determined by the rate of gate charge (or gate current) delivered during the MOSFET Q_{GD} or Miller charging region. By allowing the gate driver to adjust the gate current, it can effectively control the slew rate of the external power MOSFETs.

IDRIVE allows the DRV835x family of devices to dynamically switch between gate drive currents either through a register setting on SPI devices or the IDRIVE pin on hardware interface devices. The SPI devices provide 16 I_{DRIVE} settings ranging between 50-mA to 1-A source and 100-mA to 2-A sink. Hardware interface devices provides 7 I_{DRIVE} settings between the same ranges. The gate drive current setting is delivered to the gate during the turnon and turnoff of the external power MOSFET for the t_{DRIVE} duration. After the MOSFET turnon or turnoff, the gate driver switches to a smaller hold I_{HOLD} current to improve the gate driver efficiency. Additional details on the IDRIVE settings are described in the *Register Maps* section for the SPI devices and in the *Pin Diagrams* section for the hardware interface devices.

8.3.1.4.2 TDRIVE: MOSFET Gate Drive Control

The TDRIVE component is an integrated gate-drive state machine that provides automatic dead time insertion through switching handshaking, parasitic dV/dt gate turnon prevention, and MOSFET gate-fault detection.

The first component of the TDRIVE state machine is automatic dead-time insertion. Dead time is period of time between the switching of the external high-side and low-side MOSFETs to make sure that they do not cross conduct and cause shoot-through. The DRV835x family of devices use V_{GS} voltage monitors to measure the MOSFET gate-to-source voltage and determine the correct time to switch instead of relying on a fixed time value. This feature allows the gate-driver dead time to adjust for variation in the system such a temperature drift and variation in the MOSFET parameters. An additional digital dead time (t_{DEAD}) can be inserted and is adjustable through the registers on SPI devices.



The automatic dead-time insertion has a limitation when the gate driver is transitioning from high-side MOSFET on to low-side MOSFET on when the phase current is coming into the external half-bridge. In this case, the high-side diode will conduct during the dead-time and hold up the switch-node voltage to VDRAIN. In this case, an additional delay of approximately 100-200 ns is introduced into the dead-time handshake. This is introduced due to the need to discharge the voltage present on the internal $V_{\rm GS}$ detection circuit.

The second component focuses on parasitic dV/dt gate turnon prevention. To implement this, the TDRIVE state machine enables a strong pulldown I_{STRONG} current on the opposite MOSFET gate whenever a MOSFET is switching. The strong pulldown last for the TDRIVE duration. This feature helps remove parasitic charge that couples into the MOSFET gate when the half-bridge switch-node voltage slews rapidly.

The third component implements a gate-fault detection scheme to detect pin-to-pin solder defects, a MOSFET gate failure, or a MOSFET gate stuck-high or stuck-low voltage condition. This implementation is done with a pair of V_{GS} gate-to-source voltage monitors for each half-bridge gate driver. When the gate driver receives a command to change the state of the half-bridge it starts to monitor the gate voltage of the external MOSFET. If at the end of the t_{DRIVE} period the V_{GS} voltage has not reached the correct threshold the gate driver will report a fault. To make sure that a false fault is not detected, a t_{DRIVE} time should be selected that is longer than the time required to charge or discharge the MOSFET gate. The t_{DRIVE} time does not increase the PWM time and will terminate if another PWM command is received while active. Additional details on the TDRIVE settings are described in the *Register Maps* section for SPI devices and in the *Pin Diagrams* section for hardware interface devices.

Figure 33 shows an example of the TDRIVE state machine in operation.




Figure 33. TDRIVE State Machine

8.3.1.4.3 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to a detected output change. This time has three parts consisting of the digital input deglitcher delay, the digital propagation delay, and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes and dead time insertion, a small digital delay is added as the input command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

8.3.1.4.4 MOSFET V_{DS} Monitors

The gate drivers implement adjustable V_{DS} voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. When the monitored voltage is greater than the V_{DS} trip point (V_{VDS_OCP}) for longer than the deglitch time (t_{OCP}) , an overcurrent condition is detected and action is taken according to the device V_{DS} fault mode.

The high-side V_{DS} monitors measure the voltage between the VDRAIN and SHx pins. In devices with three current-shunt amplifiers (DRV8353 and DRV8353R), the low-side V_{DS} monitors measure the voltage between the SHx and SPx pins. If the current shunt amplifier is unused, tie the SP pins to the common ground point of the external half-bridges. On device options without the current shunt amplifiers (DRV8350 and DRV8350R) the low-side V_{DS} monitor measures between the SHx and SLx pins.

For the SPI devices, the low-side V_{DS} monitor reference point can be changed between the SPx and SNx pins if desired with the LS_REF register setting. This is only for the low-side V_{DS} monitor. The high-side V_{DS} monitor stays between the VDRAIN and SHx pins.

The V_{VDS_OCP} threshold is programmable between 0.06 V and 2 V on SPI device and between 0.06 V and 1 V on hardware interface devices. Additional information on the V_{DS} monitor levels are described in the *Register Maps* section for SPI devices and in the *Pin Diagrams* section hardware interface device.




Figure 34. DRV8350 and DRV8350R V_{DS} Monitors




Figure 35. DRV8353 and DRV8353R V_{DS} Monitors

8.3.1.4.5 VDRAIN Sense and Reference Pin

The DRV835x family of devices provides a separate sense and reference pin for the common point of the high-side MOSFET drain. This pin is called VDRAIN. This pin allows the sense line for the overcurrent monitors (VDRAIN) and the power supply (VM) to stay separate and prevent noise on the VDRAIN sense line.

The VDRAIN pin serves as the reference point for the integrated charge pump. This makes sure that the charge pump reference stays with respect to the power MOSFET supply through voltage transient conditions.

Since the charge pump is referenced to VDRAIN, this also allows for VM to supplied either directed from the power MOSFET supply (VDRAIN) or from an independent supply. This allows for a configuration where VM can be supplied from an efficient low voltage supply to increase the device efficiency. On the DRV8350R and DRV8353R devices, the integrated buck regulator can be used to create the efficient low voltage supply.

8.3.2 DVDD Linear Voltage Regulator

A 5-V, 10-mA linear regulator is integrated into the DRV835x family of devices and is available for use by external circuitry. This regulator can provide the supply voltage for low-current supporting circuitry. The output of the DVDD regulator should be bypassed near the DVDD pin with a X5R or X7R, 1-μF, 6.3-V ceramic capacitor routed directly back to the adjacent DGND or GND ground pin.

The DVDD nominal, no-load output voltage is 5 V. When the DVDD load current exceeds 10 mA, the regulator functions like a constant-current source. The output voltage drops significantly with a current load greater than 10 mA.






Figure 36. DVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device because of the DVDD linear regulator.

$$P = (V_{VM} - V_{DVDD}) \times I_{DVDD}$$
(1)

For example, at V_{VM} = 24 V, drawing 20 mA out of DVDD results in a power dissipation as shown in Equation 2.

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$
 (2)

8.3.3 Pin Diagrams

Figure 37 shows the input structure for the logic-level pins, INHx, INLx, ENABLE, nSCS, SCLK, and SDI.




Figure 37. Logic-Level Input Pin Structure

Figure 38 shows the structure of the four level input pins, MODE and GAIN, on hardware interface devices. The input can be set with an external resistor.




Figure 38. Four Level Input Pin Structure

Figure 39 shows the structure of the seven level input pins, IDRIVE and VDS, on hardware interface devices. The input can be set with an external resistor.




Figure 39. Seven Level Input Pin Structure



Figure 40 shows the structure of the open-drain output pins nFAULT and SDO. The open-drain output requires an external pullup resistor to function correctly.




Figure 40. Open-Drain Output Pin Structure

8.3.4 Low-Side Current-Shunt Amplifiers (DRV8353 and DRV8353R Only)

The DRV8353 and DRV8353R integrate three, high-performance low-side current-shunt amplifiers for current measurements using low-side shunt resistors in the external half-bridges. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless DC commutation with the external controller. All three amplifiers can be used to sense the current in each of the half-bridge legs or one amplifier can be used to sense the sum of the half-bridge legs. The current shunt amplifiers include features such as programmable gain, offset calibration, unidirectional and bidirectional support, and a voltage reference pin (VREF).

8.3.4.1 Bidirectional Current Sense Operation

The SOx pin on the DRV8353 and DRV8353R outputs an analog voltage equal to the voltage across the SPx and SNx pins multiplied by the gain setting (G_{CSA}). The gain setting is adjustable between four different levels (5 V/V, 10 V/V, 20 V/V, and 40 V/V). Use Equation 3 to calculate the current through the shunt resistor.

$$I = \frac{\frac{V_{VREF}}{2} - V_{SOx}}{G_{CSA} \times R_{SENSE}}$$
(3)




Figure 41. Bidirectional Current-Sense Configuration




Figure 42. Bidirectional Current-Sense Output




Figure 43. Bidirectional Current Sense Regions



8.3.4.2 Unidirectional Current Sense Operation (SPI only)

On the DRV8353 and DRV8353R SPI devices, use the VREF_DIV bit to remove the VREF divider. In this case the shunt amplifier operates unidirectionally and SOx outputs an analog voltage equal to the voltage across the SPx and SNx pins multiplied by the gain setting (G_{CSA}). Use Equation 4 to calculate the current through the shunt resistor.

$$I = \frac{V_{VREF} - V_{SOx}}{G_{CSA} \times R_{SENSE}}$$
 (4)




Figure 44. Unidirectional Current-Sense Configuration




Figure 45. Unidirectional Current-Sense Output




Figure 46. Unidirectional Current-Sense Regions

8.3.4.3 Amplifier Calibration Modes

To minimize DC offset and drift over temperature, a DC calibration mode is provided and enabled through the SPI register (CSA_CAL_X). This option is not available on hardware interface devices. When the calibration setting is enabled the inputs to the amplifier are shorted and the load is disconnected. DC calibration can be done at any time, even when the half-bridges are operating. For the best results, do the DC calibration during the switching OFF period to decrease the potential noise impact to the amplifier. A diagram of the calibration mode is shown below. When a CSA_CAL_X bit is enabled, the corresponding amplifier goes to the calibration mode.




Figure 47. Amplifier Manual Calibration

In addition to the manual calibration method provided on the SPI devices versions, the DRV835x family of devices provide an auto calibration feature on both the hardware and SPI device versions in order to minimize the amplifier input offset after power up and during run time to account for temperature and device variation.



Auto calibration occurs automatically on device power up for both the hardware and SPI device options. The power up auto calibration starts immediately after the VREF pin crosses the minimum operational VREF voltage. 50 us should be allowed for the power up auto calibration routine to complete after the VREF pin voltage crosses the minimum VREF operational voltage. The auto calibration functions by doing a trim routine of the amplifier to minimize the amplifier input offset. After this the amplifiers are ready for normal operation.

For the SPI device options, auto calibration can also be done again during run time by enabling the AUTO_CAL register setting. Auto calibration can then be commanded with the corresponding CSA_CAL_X register setting to rerun the auto calibration routine. During auto calibration all of the amplifiers will be configured for the max gain setting in order to improve the accuracy of the calibration routine.

8.3.4.4 MOSFET V_{DS} Sense Mode (SPI Only)

The current-sense amplifiers on the DRV8353 and DRV8353R SPI devices can be configured to amplify the voltage across the external low-side MOSFET V_{DS} . This allows for the external controller to measure the voltage drop across the MOSFET $R_{DS(on)}$ without the shunt resistor and then calculate the half-bridge current level.

To enable this mode set the CSA_FET bit to 1. The positive input of the amplifier is then internally connected to the SHx pin with an internal clamp to prevent high voltage on the SHx pin from damaging the sense amplifier inputs. During this mode of operation, the SPx pins should stay connected to the source of the low-side MOSFET as it serves as the reference for the low-side gate driver. When the CSA_FET bit is set to 1, the negative reference for the low-side V_{DS} monitor is automatically set to SNx, regardless of the state of the LS_REF bit state. This setting is implemented to prevent disabling of the low-side V_{DS} monitor.

If the system operates in MOSFET V_{DS} sensing mode, route the SHx and SNx pins with Kelvin connections across the drain and source of the external low-side MOSFETs.




Figure 48. Resistor Sense Configuration

Figure 49. V_{DS} Sense Configuration



When operating in MOSFET V_{DS} sense mode, the amplifier is enabled at the end of the t_{DRIVE} time. At this time, the amplifier input is connected to the SHx pin, and the SOx output is valid. When the low-side MOSFET receives a signal to turn off, the amplifier inputs, SPx and SNx, are shorted together internally.

8.3.5 Step-Down Buck Regulator

The DRV8350R and DRV8353R have an integrated buck regulator (LM5008A) to supply power for an external controller or system voltage rail.

The LM5008A regulator is an easy-to-use buck (step-down) DC-DC regulator that operates from 6-V to 95-V supply voltage. The device is intended for step-down conversions from 12-V, 24-V, and 48-V unregulated, semi-regulated and fully-regulated supply rails. With integrated buck power MOSFET, the LM5008A delivers up to 350-mA DC load current with exceptional efficiency and low input guiescent current in a very small solution size.

Designed for simple implementation, an almost fixed-frequency, constant on-time (COT) operation with discontinuous conduction mode (DCM) at light loads is ideal for low-noise, high current, fast transient load requirements. Control loop compensation is not required reducing design time and external component count.

The LM5008A incorporates other features for comprehensive system requirements, including VCC undervoltage lockout (UVLO), gate drive undervoltage lockout, maximum duty cycle limiter, intelligent current limit off-timer, a precharge switch, and thermal shutdown with automatic recovery. These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for simple and optimized PCB layout, requiring only a few external components.

For additional details and design information refer to the *LM5008A 100-V 350-mA Constant On-Time Buck Switching Regulator* data sheet.

8.3.5.1 Functional Block Diagram




Figure 50. Functional Block Diagram



8.3.5.2 Feature Description

8.3.5.2.1 Control Circuit Overview

The LM5008A is a Buck DC-DC regulator that uses a control scheme in which the on-time varies inversely with line voltage (V_{IN}). Control is based on a comparator and the on-time one-shot, with the output voltage feedback (FB) compared to an internal reference (2.5 V). If the FB level is below the reference the buck switch is turned on for a fixed time determined by the line voltage and a programming resistor (R_T). Following the ON period, the switch stays off for at least the minimum off-timer period of 300 ns. If FB is still below the reference at that time, the switch turns on again for another on-time period. This continues until regulation is achieved.

The LM5008A operates in discontinuous conduction mode at light load currents, and continuous conduction mode at heavy load current. In discontinuous conduction mode, current through the output inductor starts at zero and ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the internal reference; until then, the inductor current stays zero. In this mode, the operating frequency is lower than in continuous conduction mode and varies with load current. Therefore, at light loads, the conversion efficiency is kept because the switching losses decrease with the reduction in load and frequency. The discontinuous operating frequency can be calculated with Equation 5.

$$F = \left(\frac{V_{OUT}^2 \times L \times 1.04 \times 10^{20}}{R_L \times (R_T)^2}\right)$$

where

In continuous conduction mode, current flows continuously through the inductor and never ramps down to zero. In this mode the operating frequency is greater than the discontinuous mode frequency and stays relatively constant with load and line variations. The approximate continuous mode operating frequency can be calculated with Equation 6.

$$F = \left(\frac{V_{OUT}}{1.385 \times 10^{-10} \times R_{T}}\right) \tag{6}$$

The output voltage (V_{OUT}) is programmed by two external resistors as shown in Figure 50. The regulation point can be calculated with Equation 7.

$$V_{OUT} = 2.5 \times (R_{FB1} + R_{FB2}) / R_{FB1}$$
 (7)

The LM5008A regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor C2. A minimum of 25 mV to 50 mV of ripple voltage at the feedback pin (FB) is required for the LM5008A. In cases where the capacitor ESR is too small, additional series resistance may be required (R3 in the *Figure 50*).

For applications where lower output voltage ripple is required, the output can be taken directly from a low-ESR output capacitor as shown in Figure 51. However, R3 slightly degrades the load regulation.




Figure 51. Low-Ripple Output Configuration

8.3.5.2.2 Start-Up Regulator (V_{CC})

The high voltage bias regulator is integrated within the LM5008A. The input pin (VIN) can be connected directly to line voltages between 6 V and 95 V, with transient capability to 100 V. Referring to the *Figure 50*, when V_{IN} is between 6 V and the bypass threshold (nominally 8.5 V), the bypass switch (Q2) is on, and V_{CC} tracks V_{IN} within 100 mV to 150 mV. The bypass switch on-resistance is approximately 100 Ω , with inherent current limiting at approximately 100 mA. When V_{IN} is above the bypass threshold Q2 is turned off, and V_{CC} is regulated at 7 V. The V_{CC} regulator output current is limited at approximately 9.2 mA. When the LM5008A is shut down using the RT/SD pin, the V_{CC} bypass switch is shut off regardless of the voltage at V_{IN} .

When VIN exceeds the bypass threshold, the time required for Q2 to shut off is approximately 2 μ s to 3 μ s. The capacitor at VCC (C3) must be a minimum of 0.47 μ F to prevent the voltage at V_{CC} from rising above its absolute maximum rating in response to a step input applied at V_{IN}. C3 must be placed as near as possible to the VCC and RTN pins. In applications with a relatively high input voltage, power dissipation in the bias regulator is a concern. An auxiliary voltage of between 7.5 V and 14 V can be diode connected to the VCC pin to shut off the V_{CC} regulator, thereby reducing internal power dissipation. The current required into the VCC pin is shown in the typical characteristics curves. Internally a diode connects VCC to VIN requiring that the auxiliary voltage be less than V_{IN}.

The turnon sequence is shown in Figure 52. During the initial delay (t1), VCC ramps up at a rate determined by its current limit and C3 while internal circuitry stabilizes. When V_{CC} reaches the upper threshold of its undervoltage lockout (UVLO, typically 5.3 V), the buck switch is enabled. The inductor current increases to the current limit threshold (I_{LIM}), and during t2 the V_{OUT} increases as the output capacitor charges up. When V_{OUT} reaches the intended voltage the average inductor current decreases (t3) to the nominal load current (I_O).




Figure 52. Start-Up Sequence



8.3.5.2.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 2.5-V reference. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 2.5 V. The buck switch stays on for the on-time, causing the FB voltage to rise above 2.5 V. After the on-time period, the buck switch stays off until the FB voltage again falls below 2.5 V. During start-up, the FB voltage is below 2.5 V at the end of each on-time, resulting in the minimum off-time of 300 ns. Bias current at the FB pin is nominally 100 nA.

8.3.5.2.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 2.875-V reference. If the voltage at FB rises above 2.875 V, the on-time pulse is immediately terminated. This condition can occur if the input voltage or the output load change suddenly. The buck switch does not turn on again until the voltage at FB falls below 2.5 V.

8.3.5.2.5 On-Time Generator and Shutdown

The on-time for the LM5008A is determined by the R_T resistor and is inversely proportional to the input voltage (V_{IN}), resulting in an almost constant frequency as Vin is varied over its range. The on-time equation for the LM5008A is Equation 8.

$$T_{ON} = 1.385 \times 10^{-10} \times R_T / V_{IN}$$
 (8)

 R_T must be selected for a minimum on-time (at maximum V_{IN}) greater than 400 ns, for correct current limit operation. This requirement limits the maximum frequency for each application, depending on V_{IN} and V_{OUT} .

The LM5008A can be remotely disabled by taking the R_T/SD pin to ground. See Figure 53. The voltage at the R_T/SD pin is between 1.5 V and 3 V, depending on V_{IN} and the value of the R_T resistor.




Figure 53. Shutdown Implementation

8.3.5.2.6 Current Limit

The LM5008A has an intelligent current limit OFF timer. If the current in the Buck switch exceeds 0.51 A the present cycle is immediately terminated and a non-resetable OFF timer is initiated. The length of off-time is controlled by an external resistor (R_{CL}) and the FB voltage. When FB = 0 V, a maximum off-time is required, and the time is preset to 35 μ s. This condition occurs when the output is shorted and during the initial part of start-up. This amount of time makes sure that safe short-circuit operation occurs up to the maximum input voltage of 95 V. In cases of overload where the FB voltage is above zero volts (not a short circuit), the current limit off-time is less than 35 μ s. Reducing the off-time during less severe overloads decreases the amount of foldback, recovery time, and the start-up time. The off-time is calculated from Equation 9.

$$T_{OFF} = \left(\frac{10^{-5}}{0.285 + \frac{V_{FB}}{(6.35 \times 10^{-6} \times R_{CL})}}\right)$$
(9)

The current limit-sensing circuit is blanked for the first 50 ns to 70 ns of each on-time, so it is not falsely tripped by the current surge which occurs at turnon. The current surge is required by the re-circulating diode (D1) for its turnoff recovery.

8.3.5.2.7 N-Channel Buck Switch and Driver

The LM5008A integrates an N-Channel Buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.01-µF ceramic capacitor (C4) connected between the BST pin and SW pin provides the voltage to the driver during the on-time.

During each off-time, the SW pin is at approximately 0 V and the bootstrap capacitor charges from V_{CC} through the internal diode. The minimum off-timer, set to 300 ns, makes sure that a minimum time each cycle to recharge the bootstrap capacitor.

The internal precharge switch at the SW pin is turned on for ≈ 150 ns during the minimum off-time period, ensuring sufficient voltage exists across the bootstrap capacitor for the on-time. This feature helps prevent operating problems which can occur during very light-load conditions, involving a long off-time, during which the voltage across the bootstrap capacitor could otherwise decrease to less than the threshold for the gate drive UVLO. The precharge switch also helps prevent start-up problems which can occur if the output voltage is precharged prior to turnon. After current limit detection, the precharge switch is turned on for the entire duration of the forced off-time.

8.3.5.2.8 Thermal Protection

The LM5008A must be operated so the junction temperature does not exceed 125°C during normal operation. An internal Thermal Shutdown circuit is provided to shutdown the LM5008A in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low-power reset state by disabling the buck switch. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature decreases below 140°C (typical hysteresis = 25°C), normal operation continues.

8.3.6 Gate Driver Protective Circuits

The DRV835x family of devices are fully protected against VM undervoltage, charge pump and low-side regulator undervoltage, MOSFET V_{DS} overcurrent, gate driver shorts, and overtemperature events.

8.3.6.1 VM Supply and VDRAIN Undervoltage Lockout (UVLO)

If at any time the input supply voltage on the VM pin falls below the V_{VM_UV} threshold or voltage on VDRAIN pin falls below the V_{VDR_UV} , all of the external MOSFETs are disabled, the charge pump is disabled, and the nFAULT pin is driven low. The FAULT and UVLO bits are also latched high in the registers on SPI devices. Normal operation continues (gate driver operation and the nFAULT pin is released) when the undervoltage condition is removed. The UVLO bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset pulse (t_{RST}).

VM supply or VDRAIN undervoltage may also lead to VCP charge pump or VGLS regulator undervoltage conditions to report. This behavior is expected because the VCP and VGLS supply voltages are dependent on VM and VDRAIN pin voltages.

8.3.6.2 VCP Charge-Pump and VGLS Regulator Undervoltage Lockout (GDUV)

If at any time the voltage on the VCP pin (charge pump) falls below the $V_{\text{VCP_UV}}$ threshold or voltage on the VGLS pin falls below the $V_{\text{VGLS_UV}}$ threshold, all of the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and GDUV bits are also latched high in the registers on SPI devices. Normal operation continues (gate-driver operation and the nFAULT pin is released) when the undervoltage condition is removed. The GDUV bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset pulse (t_{RST}). Setting the DIS_GDUV bit high on the SPI devices disables this protection feature. On hardware interface devices, the GDUV protection is always enabled.

8.3.6.3 MOSFET V_{DS} Overcurrent Protection (VDS_OCP)

A MOSFET overcurrent event is sensed by monitoring the V_{DS} voltage drop across the external MOSFET $R_{DS(on)}$. If the voltage across an enabled MOSFET exceeds the V_{VDS_OCP} threshold for longer than the t_{OCP_DEG} deglitch time, a VDS_OCP event is recognized and action is done according to the OCP_MODE. On hardware interface devices, the V_{VDS_OCP} threshold is set with the VDS pin, the t_{OCP_DEG} is fixed at 4 μ s, and the OCP_MODE is configured for 8-ms automatic retry but can be disabled by tying the VDS pin to DVDD. On SPI devices, the V_{VDS_OCP} threshold is set through the VDS_LVL SPI register, the t_{OCP_DEG} is set through the OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: V_{DS} latched shutdown, V_{DS} automatic retry, V_{DS} report only, and V_{DS} disabled.



The MOSFET V_{DS} overcurrent protection operates in cycle-by-cycle (CBC) mode by default. This can be disabled on SPI device variants through the SPI registers. When in cycle-by-cycle (CBC) mode a new rising edge on the PWM inputs will clear an existing overcurrent fault.

Additionally, on SPI devices the OCP_ACT register setting can be set to change the VDS_OCP overcurrent response between linked and individual shutdown modes. When OCP_ACT is 0, a VDS_OCP fault will only effect the half-bridge in which it occurred. When OCP_ACT is 1, all three half-bridges will respond to a VDS_OCP fault on any of the other half-bridges. OCP_ACT defaults to 0, individual shutdown mode.

8.3.6.3.1 V_{DS} Latched Shutdown (OCP_MODE = 00b)

After a VDS_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation continues (gate driver operation and the nFAULT pin is released) when the VDS_OCP condition is removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.3.2 V_{DS} Automatic Retry (OCP_MODE = 01b)

After a VDS_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation continues automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} time elapses. The FAULT, VDS_OCP, and MOSFET OCP bits stay latched until the t_{RETRY} period expires.

8.3.6.3.3 V_{DS} Report Only (OCP_MODE = 10b)

No protective action occurs after a VDS_OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT, VDS_OCP, and corresponding MOSFET OCP bits high in the SPI registers. The gate drivers continue to operate as normal. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT pin is released) when the VDS_OCP condition is removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.3.4 V_{DS} Disabled (OCP_MODE = 11b)

No action occurs after a VDS_OCP event in this mode.

8.3.6.4 V_{SENSE} Overcurrent Protection (SEN_OCP)

Half-bridge overcurrent is also monitored by sensing the voltage drop across the external current-sense resistor with the SP pin. If at any time, the voltage on the SP input of the current-sense amplifier exceeds the $V_{\text{SEN_OCP}}$ threshold for longer than the $t_{\text{OCP_DEG}}$ deglitch time, a SEN_OCP event is recognized and action is done according to the OCP_MODE. On hardware interface devices, the V_{SENSE} threshold is fixed at 1 V, $t_{\text{OCP_DEG}}$ is fixed at 4 μ s, and the OCP_MODE for V_{SENSE} is fixed for 8-ms automatic retry. On SPI devices, the V_{SENSE} threshold is set through the SEN_LVL SPI register, the $t_{\text{OCP_DEG}}$ is set through the OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: V_{SENSE} latched shutdown, V_{SENSE} automatic retry, V_{SENSE} report only, and V_{SENSE} disabled.

The V_{SENSE} overcurrent protection operates in cycle-by-cycle (CBC) mode by default. This can be disabled on SPI device variants through the SPI registers. When in cycle-by-cycle (CBC) mode a new rising edge on the PWM inputs will clear an existing overcurrent fault.

Additionally, on SPI devices the OCP_ACT register setting can be set to change the SEN_OCP overcurrent response between linked and individual shutdown modes. When OCP_ACT is 0, a SEN_OCP fault will only effect the half-bridge in which it occurred. When OCP_ACT is 1, all three half-bridges will respond to a SEN_OCP fault on any of the other half-bridges. OCP_ACT defaults to 0, individual shutdown mode.

8.3.6.4.1 V_{SENSE} Latched Shutdown (OCP_MODE = 00b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and SEN_OCP bits are latched high in the SPI registers. Normal operation continues (gate driver operation and the nFAULT pin is released) when the SEN_OCP condition is removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).



8.3.6.4.2 V_{SENSE} Automatic Retry (OCP_MODE = 01b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, SEN_OCP, and corresponding sense OCP bits are latched high in the SPI registers. Normal operation continues automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} time elapses. The FAULT, SEN_OCP, and sense OCP bits stay latched until the t_{RETRY} period expires.

8.3.6.4.3 V_{SENSE} Report Only (OCP_MODE = 10b)

No protective action occurs after a SEN_OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT and SEN_OCP bits high in the SPI registers. The gate drivers continue to operate. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT released) when the SEN_OCP condition is removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.4.4 V_{SENSE} Disabled (OCP_MODE = 11b or DIS_SEN = 1b)

No action occurs after a SEN_OCP event in this mode. The SEN_OCP bit can be disabled independently of the VDS_OCP bit by using the DIS_SEN SPI register.

8.3.6.5 Gate Driver Fault (GDF)

The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or decrease after the t_{DRIVE} time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx pins are shorted to the PGND, SHx, or VM pins. Additionally, a gate driver fault may be encountered if the selected I_{DRIVE} setting is not sufficient to turn on the external MOSFET within the t_{DRIVE} period. After a gate drive fault is detected, all external MOSFETs are disabled and the nFAULT pin driven low. In addition, the FAULT, GDF, and corresponding VGS bits are latched high in the SPI registers. Normal operation continues (gate driver operation and the nFAULT pin is released) when the gate driver fault condition is removed and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}). On SPI devices, setting the DIS_GDF_UVLO bit high disables this protection feature.

Gate driver faults can indicate that the selected I_{DRIVE} or t_{DRIVE} settings are too low to slew the external MOSFET in the desired time. Increasing either the I_{DRIVE} or t_{DRIVE} setting can resolve gate driver faults in these cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported because of the MOSFET gate not turning on.

8.3.6.6 Overcurrent Soft Shutdown (OCP Soft)

In the case of a MOSFET V_{DS} or V_{SENSE} overcurrent fault the driver uses a special shutdown sequence to protect the driver and MOSFETs from large voltage switching transients. These large voltage transients can be created when rapidly switching off the external MOSFETs when a large drain to source current is present, such as during an overcurrent event.

To mitigate this issue, the DRV835x family of devices reduce the I_{DRIVEN} pull down current setting for both the high-side and low-side gate drivers during the MOSFET turn off in response to the fault event. If the programmed I_{DRIVEN} value is less than 1100 mA, the IDRIVEN value is set to the minimum I_{DRIVEN} setting. If the programmed I_{DRIVEN} value is greater than or equal to 1100mA, the I_{DRIVEN} value is reduced by seven code settings.

8.3.6.7 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}), the OTW bit is set in the registers of SPI devices. The device does no additional action and continues to function. When the die temperature falls below the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be configured to report on the nFAULT pin and FAULT bit by setting the OTW_REP bit to 1 through the SPI registers.



8.3.6.8 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTSD}) , all the external MOSFETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and TSD bits are latched high. Normal operation continues (gate driver operation and the nFAULT pin is released) when the overtemperature condition is removed. The TSD bit stays latched high indicating that a thermal event occurred until a clear fault command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}) . This protection feature cannot be disabled.

8.3.6.9 Fault Response Table

Table 6. Fault Action and Response

FAULT	CONDITION	CONFIGURATION	REPORT	GATE DRIVER	RECOVERY
VM Undervoltage (VM_UV)	$V_{VM} < V_{VM_UV}$	-	nFAULT	Hi-Z	Automatic: $V_{VM} > V_{VM_UV}$
VDRAIN Undervoltage (VDR_UV)	$V_{VDRAIN} < V_{VDR_UV}$	-	nFAULT	Hi-Z	Automatic: V _{VM} > V _{VDR_UV}
Charge Pump Undervoltage	V _{VCP} < V _{VCP UV}	DIS_GDUV = 0b	nFAULT	Hi-Z	Automatic:
(VCP_UV)	VVCP VVCP_UV	DIS_GDUV = 1b	DIS_GDUV = 1b None		$V_{VCP} > V_{VCP_UV}$
VGLS Regulator Undervoltage	$V_{VGLS} < V_{VGLS_UV}$	DIS_GDUV = 0b	nFAULT	Hi-Z	Automatic:
(VGLS_UV)	VVGLS VVGLS_UV	DIS_GDUV = 1b	None	Active	$V_{VGLS} > V_{VGLS_UV}$
		OCP_MODE = 00b	nFAULT	Hi-Z	Latched: CLR_FLT, ENABLE Pulse
V _{DS} Overcurrent (VDS_OCP)	$V_{DS} > V_{VDS_OCP}$	OCP_MODE = 01b	nFAULT	Hi-Z	Retry: t _{RETRY}
		OCP_MODE = 10b	nFAULT	Active	No action
		OCP_MODE = 11b	None	Active	No action
		OCP_MODE = 00b	nFAULT	Hi-Z	Latched: CLR_FLT, ENABLE Pulse
V _{SENSE} Overcurrent (SEN OCP)	V _{SP} > V _{SEN OCP}	OCP_MODE = 01b	nFAULT	Hi-Z	Retry: t _{RETRY}
(0214_001)		OCP_MODE = 10b	nFAULT	Active	No action
		OCP_MODE = 11b or DIS_SEN = 1b	None	Active	No action
Gate Driver Fault (GDF)			nFAULT	Hi-Z	Latched: CLR_FLT, ENABLE Pulse
(GDF)		DIS_GDF = 1b	None	Active	No action
Thermal Warning T _J > T _{OTW}		OTW_REP = 1b	nFAULT	Active	Automatic: T _J < T _{OTW} - T _{HYS}
(01111)		OTW_REP = 0b	None	Active	No action
Thermal Shutdown (OTSD)	$T_{J} > T_{OTSD}$	_	nFAULT	Hi-Z	Automatic: T _J < T _{OTSD} – T _{HYS}

8.4 Device Functional Modes

8.4.1 Gate Driver Functional Modes

8.4.1.1 Sleep Mode

The ENABLE pin manages the state of the DRV835x family of devices. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, all external MOSFETs are disabled, the VCP charge pump and VGLS regulator are disabled, the DVDD regulator is disabled, the sense amplifiers are disabled, and the SPI bus is disabled. In sleep mode all the device registers will reset to their default values. The t_{SLEEP} time must elapse after a falling edge on the ENABLE pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the ENABLE pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

In sleep mode and when V_{VM} < V_{UVLO} , all external MOSFETs are disabled. The high-side gate pins, GHx, are pulled to the SHx pin by an internal resistor and the low-side gate pins, GLx, are pulled to the PGND pin by an internal resistor.



Device Functional Modes (continued)

8.4.1.2 Operating Mode

When the ENABLE pin is high and $V_{VM} > V_{UVLO}$, the device goes to operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the charge pump, low-side gate regulator, DVDD regulator, and SPI bus are active

8.4.1.3 Fault Reset (CLR_FLT or ENABLE Reset Pulse)

In the case of device latched faults, the DRV835x family of devices goes to a partial shutdown state to help protect the external power MOSFETs and system.

When the fault condition has been removed the device can reenter the operating state by either setting the CLR_FLT SPI bit on SPI devices or issuing a result pulse to the ENABLE pin on either interface variant. The ENABLE reset pulse (t_{RST}) consists of a high-to-low-to-high transition on the ENABLE pin. The low period of the sequence should fall with the t_{RST} time window or else the device will start the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks

8.4.2 Buck Regulator Functional Modes

8.4.2.1 Shutdown Mode

The RT/SD pin provides ON and OFF control for the LM5008A. When V_{SD} is below approximately 0.7 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 110 μ A (typical) at V_{IN} = 48 V. The LM5008A also employs V_{CC} bias rail undervoltage protection. If the V_{CC} bias supply voltage is below its UV threshold, the regulator stays off.

8.4.2.2 Active Mode

LM5008A is in active mode when the internal bias rail, VCC, is above its UV threshold. Depending on the load current, the device operates in either DCM or CCM mode.

Whenever the load current is decreased to a level less than half the peak-to-peak inductor ripple current, the device goes to discontinuous conduction mode (DCM). Calculate the critical conduction boundary using Equation 10.

$$I_{\text{BOUNDARY}} = \frac{\Delta I_{\text{L}}}{2} = \frac{V_{\text{OUT}} \times (1 - D)}{2 \times L_{\text{F}} \times f_{\text{SW}}}$$
(10)

When the inductor current reaches zero, the SW node becomes high impedance. Resonant ringing occurs at SW as a result of the LC tank circuit formed by the buck inductor and the parasitic capacitance at the SW node. At light loads, several pulses may be skipped in between switching cycles, effectively reducing the switching frequency and further improving light-load efficiency.

8.5 Programming

This section applies only to the DRV835x SPI devices.

8.5.1 SPI Communication

8.5.1.1 SPI

On DRV835x SPI devices, an SPI bus is used to set device configurations, operating parameters, and read out diagnostic information. The SPI operates in slave mode and connects to a master controller. The SPI input data (SDI) word consists of a 16 bit word, with a 5 bit command and 11 bits of data. The SPI output data (SDO) word consists of 11-bit register data. The first 5 bits are don't care bits.

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- The nSCS pin should be pulled high for at least 400 ns between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is set Hi-Z.



Programming (continued)

- Data is captured on the falling edge of SCLK and data is propagated on the rising edge of SCLK.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is not 16 bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following the 5 bit command data.
- The SDO pin is an open-drain output and requires an external pullup resistor.

8.5.1.1.1 SPI Format

The SDI input data word is 16 bits long and consists of the following format:

- 1 read or write bit, W (bit B15)
- 4 address bits, A (bits B14 through B11)
- 11 data bits, D (bits B11 through B0)

Set the read/write bit (W0, B15) to 0b for a write command. Set the read/write bit (W0, B15) to 1b for a read command.

The SDO output data word is 16 bits long and the first 5 bits are don't care bits. The response word is the data currently in the register being accessed.

Table 7. SDI Input Data Word Format

R/W	ADDRESS				DATA										
B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
WO	АЗ	A2	A1	A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 8. SDO Output Data Word Format

	DON	T CARE	BITS								DATA					
B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0	
X	X	Χ	X	X	D10	DΘ	D8	D7	D6	D5	D4	D3	D2	D1	DO	




Figure 54. SPI Slave Timing Diagram



8.6 Register Maps

This section applies only to the DRV835x SPI devices.

NOTE

Do not modify reserved registers or addresses not listed in the register maps (Table 9). Writing to these registers may have unintended effects. For all reserved bits, the default value is 0. To help prevent erroneous SPI writes from the master controller, set the LOCK bits to lock the SPI registers.

Table 9. Register Map

Name	10	9	8	7	6	5	4	3	2	1	0	Туре	Address
	•	•			DF	RV8350S and DR\	/8350RS				•		
Fault Status 1	FAULT	VDS_OCP	GDF	UVLO	OTSD	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	0h
VGS Status 2	SA_OC	SB_OC	SC_OC	OTW	GDUV	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC	R	1h
Driver Control	OCP_ACT	DIS_GDUV	DIS_GDF	OTW_REP	W_REP PWM_MODE 1PWM_COM 1PWM_DIR COAST BRAKE CLR_FLT							RW	2h
Gate Drive HS		LOCK			IDRIV	EP_HS			IDRIVE	EN_HS		RW	3h
Gate Drive LS	CBC	CBC TDRIVE IDRIVEP_LS IDRIVEN_LS										RW	4h
OCP Control	TRETRY	DEAD	DEAD_TIME OCP_MODE OCP_DEG VDS_LVL									RW	5h
Reserved		Reserved									RW	6h	
Reserved	eserved Reserved									RW	7h		
					DF	RV8353S and DR\	/8353RS					!	
Fault Status 1	FAULT	VDS_OCP	GDF	UVLO	OTSD	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	0h
VGS Status 2	SA_OC	SB_OC	SC_OC	OTW	GDUV	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC	R	1h
Driver Control	OCP_ACT	DIS_GDUV	DIS_GDF	OTW_REP	PWM_	MODE	1PWM_COM	1PWM_DIR	COAST	BRAKE	CLR_FLT	RW	2h
Gate Drive HS		LOCK			IDRIV	EP_HS			IDRIVE	EN_HS	1	RW	3h
Gate Drive LS	CBC	TDF	RIVE	IDRIVEP_LS IDRIVEN_LS							RW	4h	
OCP Control	TRETRY	DEAD	_TIME	OCP_I	OCP_MODE OCP_DEG VDS_LVL						RW	5h	
CSA Control	CSA_FET	VREF_DIV	LS_REF	CSA_	CSA_GAIN DIS_SEN CSA_CAL_A CSA_CAL_B CSA_CAL_C SEN_LVL						RW	6h	
Reserved	Reserved CAL_MODE									RW	7h		



8.6.1 Status Registers

The status registers are used to reporting warning and fault conditions. The status registers are read-only registers

Complex bit access types are encoded to fit into small table cells. Table 10 shows the codes that are used for access types in this section.

Table 10. Status Registers Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
Reset or Defaul	t Value					
-n		Value after reset or the default value				

8.6.1.1 Fault Status Register 1 (address = 0x00h)

The fault status register 1 is shown in Figure 55 and described in Table 11.

Register access type: Read only

Figure 55. Fault Status Register 1




Table 11. Fault Status Register 1 Field Descriptions

Bit	Field	Туре	Default	Description
10	FAULT	R	0b	Logic OR of FAULT status registers. Mirrors nFAULT pin.
9	VDS_OCP	R	0b	Indicates VDS monitor overcurrent fault condition
8	GDF	R	0b	Indicates gate drive fault condition
7	UVLO	R	0b	Indicates undervoltage lockout fault condition
6	OTSD	R	0b	Indicates overtemperature shutdown
5	VDS_HA	R	0b	Indicates VDS overcurrent fault on the A high-side MOSFET
4	VDS_LA	R	0b	Indicates VDS overcurrent fault on the A low-side MOSFET
3	VDS_HB	R	0b	Indicates VDS overcurrent fault on the B high-side MOSFET
2	VDS_LB	R	0b	Indicates VDS overcurrent fault on the B low-side MOSFET
1	VDS_HC	R	0b	Indicates VDS overcurrent fault on the C high-side MOSFET
0	VDS_LC	R	0b	Indicates VDS overcurrent fault on the C low-side MOSFET



8.6.1.2 Fault Status Register 2 (address = 0x01h)

The fault status register 2 is shown in Figure 56 and described in Table 12.

Register access type: Read only

Figure 56. Fault Status Register 2




Table 12. Fault Status Register 2 Field Descriptions

Bit	Field	Туре	Default	Description
10	SA_OC	R	0b	Indicates overcurrent on phase A sense amplifier (DRV8353xS)
9	SB_OC	R	0b	Indicates overcurrent on phase B sense amplifier (DRV8353xS)
8	SC_OC	R	0b	Indicates overcurrent on phase C sense amplifier (DRV8353xS)
7	OTW	R	0b	Indicates overtemperature warning
6	GDUV	R	0b	Indicates VCP charge pump and/or VGLS undervoltage fault condition
5	VGS_HA	R	0b	Indicates gate drive fault on the A high-side MOSFET
4	VGS_LA	R	0b	Indicates gate drive fault on the A low-side MOSFET
3	VGS_HB	R	0b	Indicates gate drive fault on the B high-side MOSFET
2	VGS_LB	R	0b	Indicates gate drive fault on the B low-side MOSFET
1	VGS_HC	R	0b	Indicates gate drive fault on the C high-side MOSFET
0	VGS_LC	R	0b	Indicates gate drive fault on the C low-side MOSFET



8.6.2 Control Registers

The control registers are used to configure the device. The control registers are read and write capable

Complex bit access types are encoded to fit into small table cells. Table 13 shows the codes that are used for access types in this section.

Table 13. Control Registers Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Defaul	t Value	
-n		Value after reset or the default value

8.6.2.1 Driver Control Register (address = 0x02h)

The driver control register is shown in Figure 57 and described in Table 14.

Register access type: Read/Write

Figure 57. Driver Control Register

ſ	10	9	8	7	6	5	4	3	2	1	0
	OCP _ACT	DIS _GDUV	DIS _GDF	OTW _REP	PWM_I	MODE	1PWM _COM	1PWM _DIR	COAST	BRAKE	CLR _FLT
Ī	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-00b		R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

Table 14. Driver Control Field Descriptions

Bit	Field	Туре	Default	Description
10	OCP_ACT	R/W	0b	0b = Associated half-bridge is shutdown in response to VDS_OCP and SEN_OCP
				1b = All three half-bridges are shutdown in response to VDS_OCP and SEN_OCP
9	DIS_GDUV	R/W	0b	0b =VCP and VGLS undervoltage lockout fault is enabled 1b = VCP and VGLS undervoltage lockout fault is disabled
8	DIS_GDF	R/W	0b	0b = Gate drive fault is enabled 1b = Gate drive fault is disabled
7	OTW_REP	R/W	0b	0b = OTW is not reported on nFAULT or the FAULT bit 1b = OTW is reported on nFAULT and the FAULT bit
6-5	PWM_MODE	R/W	00b	00b = 6x PWM Mode 01b = 3x PWM mode 10b = 1x PWM mode 11b = Independent PWM mode
4	1PWM_COM	R/W	0b	0b = 1x PWM mode uses synchronous rectification 1b = 1x PWM mode uses asynchronous rectification
3	1PWM_DIR	R/W	0b	In 1x PWM mode this bit is ORed with the INHC (DIR) input
2	COAST	R/W	0b	Write a 1 to this bit to put all MOSFETs in the Hi-Z state
1	BRAKE	R/W	0b	Write a 1 to this bit to turn on all three low-side MOSFETs This bit is ORed with the INLC (BRAKE) input in 1x PWM mode.
0	CLR_FLT	R/W	0b	Write a 1 to this bit to clear latched fault bits. This bit automatically resets after being writen.



8.6.2.2 Gate Drive HS Register (address = 0x03h)

The gate drive HS register is shown in Figure 58 and described in Table 15.

Register access type: Read/Write

Figure 58. Gate Drive HS Register




Table 15. Gate Drive HS Field Descriptions

Bit	Field	Туре	Default	Description
10-8	LOCK	R/W	011b	Write 110b to lock the settings by ignoring further register writes except to these bits and address 0x02h bits 0-2. Writing any sequence other than 110b has no effect when unlocked. Write 011b to this register to unlock all registers. Writing any sequence other than 011b has no effect when locked.
7-4	IDRIVEP_HS	R/W	1111b	0000b = 50 mA 0001b = 50 mA 0010b = 100 mA 0011b = 150 mA 0100b = 300 mA 0110b = 350 mA 0110b = 400 mA 0111b = 450 mA 1000b = 550 mA 1001b = 600 mA 1010b = 650 mA 1011b = 700 mA 1100b = 850 mA 1110b = 950 mA 1111b = 1000 mA
3-0	IDRIVEN_HS	R/W	1111b	0000b = 100 mA 0001b = 100 mA 0010b = 200 mA 0011b = 300 mA 0100b = 600 mA 0101b = 700 mA 0110b = 800 mA 0111b = 900 mA 1000b = 1100 mA 1001b = 1200 mA 1010b = 1300 mA 1011b = 1400 mA 1100b = 1700 mA 1100b = 1800 mA 1111b = 1800 mA



8.6.2.3 Gate Drive LS Register (address = 0x04h)

The gate drive LS register is shown in Figure 59 and described in Table 16.

Register access type: Read/Write

Figure 59. Gate Drive LS Register




Table 16. Gate Drive LS Register Field Descriptions

Bit	Field	Туре	Default	Description
10	CBC	R/W	1b	Active only when OCP_MODE = 01b $0b = For\ VDS_OCP\ and\ SEN_OCP,\ the\ fault\ is\ cleared\ after\ t_{RETRY}$ $1b = For\ VDS_OCP\ and\ SEN_OCP,\ the\ fault\ is\ cleared\ when\ a\ new\ PWM\ input\ is\ given\ or\ after\ t_{RETRY}$
9-8	TDRIVE	R/W	11b	00b = 500-ns peak gate-current drive time 01b = 1000-ns peak gate-current drive time 10b = 2000-ns peak gate-current drive time 11b = 4000-ns peak gate-current drive time
7-4	IDRIVEP_LS	R/W	1111b	0000b = 50 mA 0001b = 50 mA 0010b = 100 mA 0011b = 150 mA 0100b = 300 mA 0101b = 350 mA 0110b = 400 mA 0111b = 450 mA 1000b = 550 mA 1001b = 600 mA 1011b = 700 mA 1101b = 850 mA 1101b = 900 mA 1111b = 950 mA
3-0	IDRIVEN_LS	R/W	1111b	0000b = 100 mA 0001b = 100 mA 0010b = 200 mA 0011b = 300 mA 0100b = 600 mA 0101b = 700 mA 0110b = 800 mA 0111b = 900 mA 1000b = 1100 mA 1001b = 1200 mA 1010b = 1300 mA 1011b = 1400 mA 1100b = 1700 mA 1101b = 1800 mA 1111b = 1900 mA



8.6.2.4 OCP Control Register (address = 0x05h)

The OCP control register is shown in Figure 60 and described in Table 17.

Register access type: Read/Write

Figure 60. OCP Control Register




Table 17. OCP Control Field Descriptions

Bit	Field	Туре	Default	Description
10	TRETRY	R/W	0b	0b = VDS_OCP and SEN_OCP retry time is 8 ms 1b = VDS_OCP and SEN_OCP retry time is 50 µs
9-8	DEAD_TIME	R/W	01b	00b = 50-ns dead time 01b = 100-ns dead time 10b = 200-ns dead time 11b = 400-ns dead time
7-6	OCP_MODE	R/W	01b	00b = Overcurrent causes a latched fault 01b = Overcurrent causes an automatic retrying fault 10b = Overcurrent is report only but no action is taken 11b = Overcurrent is not reported and no action is taken
5-4	OCP_DEG	R/W	10b	00b = Overcurrent deglitch of 1 μs 01b = Overcurrent deglitch of 2 μs 10b = Overcurrent deglitch of 4 μs 11b = Overcurrent deglitch of 8 μs
3-0	VDS_LVL	R/W	1001b	0000b = 0.06 V 0001b = 0.07 V 0010b = 0.08 V 0011b = 0.09 V 0100b = 0.1 V 0101b = 0.2 V 0110b = 0.3 V 0111b = 0.4 V 1000b = 0.5 V 1001b = 0.6 V 1010b = 0.7 V 1011b = 0.8 V 1100b = 0.9 V 1101b = 1 V 1110b = 1.5 V 1111b = 2 V



8.6.2.5 CSA Control Register (DRV8353 and DRV8353R Only) (address = 0x06h)

The CSA control register is shown in Figure 61 and described in Table 18.

Register access type: Read/Write

This register is only available with the DRV8353x family of devices.

Figure 61. CSA Control Register

10	9	8	7	6	5	4	3	2	1	0
CSA _FET	VREF _DIV	LS _REF	CS. _GA		DIS _SEN	CSA _CAL_A	CSA _CAL_B	CSA _CAL_C	SEN _LVL	
R/W-0b	R/W-1b	R/W-0b	R/W-	10b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-11	lb

Table 18. CSA Control Field Descriptions

Bit	Field	Туре	Default	Description
10	CSA_FET	R/W	0b	0b = Sense amplifier positive input is SPx 1b = Sense amplifier positive input is SHx (also automatically sets the LS REF bit to 1)
9	VREF_DIV	R/W	1b	0b = Sense amplifier reference voltage is VREF (unidirectional mode) 1b = Sense amplifier reference voltage is VREF divided by 2
8	LS_REF	R/W	0b	0b = VDS_OCP for the low-side MOSFET is measured across SHx to SPx 1b = VDS_OCP for the low-side MOSFET is measured across
7.0	CCA CAIN	DAM	405	SHx to SNx
7-6	CSA_GAIN	R/W	10b	00b = 5-V/V shunt amplifier gain 01b = 10-V/V shunt amplifier gain 10b = 20-V/V shunt amplifier gain
5	DIS_SEN	R/W	0b	11b = 40-V/V shunt amplifier gain 0b = Sense overcurrent fault is enabled 1b = Sense overcurrent fault is disabled
4	CSA_CAL_A	R/W	0b	0b = Normal sense amplifier A operation 1b = Short inputs to sense amplifier A for offset calibration
3	CSA_CAL_B	R/W	0b	0b = Normal sense amplifier B operation 1b = Short inputs to sense amplifier B for offset calibration
2	CSA_CAL_C	R/W	0b	0b = Normal sense amplifier C operation1b = Short inputs to sense amplifier C for offset calibration
1-0	SEN_LVL	R/W	11b	00b = Sense OCP 0.25 V 01b = Sense OCP 0.5 V 10b = Sense OCP 0.75 V 11b = Sense OCP 1 V



8.6.2.6 Driver Configuration Register (DRV8353 and DRV8353R Only) (address = 0x07h)

The driver configuration register is shown in Figure 62 and described in Table 19.

Register access type: Read/Write

This register is only available with the DRV8353 and DRV8353R devices.

Figure 62. Driver Configuration Register




Table 19. Driver Configuration Field Descriptions

Bit	Field	Туре	Default	Description
10-1	Reserved	R/W	000 0000 000b	Reserved
0	CAL_MODE	R/W	0b	 0b = Amplifier calibration operates in manual mode 1b = Amplifier calibration uses internal auto calibration routine



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV835x family of devices are primarily used in three-phase brushless DC motor control applications. The design procedures in the *Typical Application* section highlight how to use and configure the DRV835x family of devices.

9.2 Typical Application

9.2.1 Primary Application

The DRV8353R is shown being used for a single supply, three-phase BLDC motor drive with individual half-bridge current sense in this application example.

Typical Application (continued)




Figure 63. Primary Application Schematic



Typical Application (continued)

9.2.1.1 Design Requirements

Table 20 lists the example input parameters for the system design.

Table 20. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Power supply voltage	V _{VM} , V _{VDRAIN} , V _{VIN}	48 V
MOSFET part number	MOSFET	CSD19535KCS
MOSFET total gate charge	Qg	78 nC (typical) at V _{VGS} = 10 V
MOSFET gate to drain charge	$Q_{\sf gd}$	13 nC (typical)
Target output rise time	t _r	100 to 300 ns
Target output fall time	t _f	50 to 150 ns
PWM frequency	$f_{\sf PWM}$	45 kHz
Buck regulator output voltage	V _{VCC}	3.3 V
Buck regulator output current	I _{VCC}	100 mA
Maximum motor current	I _{max}	100 A
ADC reference voltage	V_{VREF}	3.3 V
Winding sense current range	I _{SENSE}	-40 A to +40 A
Motor RMS current	I _{RMS}	28.3 A
Sense resistor power rating	P _{SENSE}	3 W
System ambient temperature	T _A	-20°C to +60°C

9.2.1.2 Detailed Design Procedure

Table 21 lists the recommended values of the external components for the gate driver. Table 22 lists the recommended values of the external components for the buck regulator.

Table 21. DRV835x Gate-Driver External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	GND	X5R or X7R, 0.1-μF, VM-rated capacitor
C _{VM2}	VM	GND	≥ 10 µF, VM-rated capacitor
C _{VCP}	VCP	VM	X5R or X7R, 1-µF, 16-V capacitor
C _{VGLS}	VGLS	GND	X5R or X7R, 1-µF, 16-V capacitor
C _{SW}	CPH	CPL	X5R or X7R, 47-nF, VDRAIN-rated capacitor
C _{DVDD}	DVDD	DGND	X5R or X7R, 1-μF, 6.3-V capacitor
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	Pullup resistor
R _{SDO}	VCC ⁽¹⁾	SDO	Pullup resistor
R _{IDRIVE}	IDRIVE	GND or DVDD	DRV835x hardware interface
R _{VDS}	VDS	GND or DVDD	DRV835x hardware interface
R _{MODE}	MODE	GND or DVDD	DRV835x hardware interface
R _{GAIN}	GAIN	GND or DVDD	DRV835x hardware interface
C _{VREF}	VREF	GND or DGND	Optional capacitor rated for VREF
R _{ASENSE}	SPA	SNA and GND	Sense shunt resistor
R _{BSENSE}	SPB	SNB and GND	Sense shunt resistor
R _{CSENSE}	SPC	SNC and GND	Sense shunt resistor

⁽¹⁾ VCC is not a pin on the DRV835x family of devices, but a VCC supply voltage pullup is required for the open-drain output nFAULT and SDO. These pins can also be pulled up to DVDD.

Table 22. DRV835xR Buck Regulator External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C _{IN} (1)	VIN	GND	X5R or X7R, VIN-rated capacitor
C _{BST} ⁽¹⁾	BST	SW	X5R or X7R, 0.01-µF, 16-V rated capacitor
C _{VCC} ⁽¹⁾	VCC	GND	X5R or X7R, 0.47-µF, 16-V rated capacitor
D _{SW} ⁽¹⁾	SW	GND	Schottky diode
L _{SW} ⁽¹⁾	SW	OUT ⁽²⁾	Output filter inductor
C _{OUT} (1)	OUT ⁽²⁾	GND	X5R or X7R, OUT-rated capacitor
R _{OUT} ⁽¹⁾	OUT ⁽²⁾	GND	Output ripple resistor
R _{FB1} ⁽¹⁾	OUT ⁽²⁾	FB	Posistor divider to get buck output veltage
R _{FB2} ⁽¹⁾	FB	GND	Resistor divider to set buck output voltage

- (1) For detailed design procedures, refer to the LM5008A 100-V 350-mA Constant On-Time Buck Switching Regulator data sheet.
- (2) OUT is not a pin on the DRV8350R and DRV8353R devices, but the regulated output voltage of the buck regulator after the output inductor.

9.2.1.2.1 External MOSFET Support

The DRV835x family of devices MOSFET support is based on the MOSFET gate charge, VCP charge-pump capacity, VGLS regulator capacity, and output PWM switching frequency. For a quick calculation of MOSFET driving capacity, use Equation 11 and Equation 12 for three phase BLDC motor applications.

Trapezoidal 120° Commutation:
$$I_{VCP/VGLS} > Q_g \times f_{PWM}$$
 (11)
Sinusoidal 180° Commutation: $I_{VCP/VGLS} > 3 \times Q_g \times f_{PWM}$

where

- f_{PWM} is the maximum desired PWM switching frequency.
- Q_q is the MOSFET total gate charge
- I_{VCP/VGLS} is the charge pump or low-side regulator capacity, dependent on the VM pin voltage.
- The MOSFET multiplier based on the commutation control method, may vary based on implementation. (12)

9.2.1.2.1.1 MOSFET Example

If a system is using V_{VM} = 48 V (I_{VCP} = 25 mA) and a maximum PWM switching frequency of 45 kHz, then the VCP charge-pump and VGLS regulator can support MOSFETs using trapezoidal commutation with a Q_g < 556 nC, and MOSFETs using sinusoidal commutation with a Q_g < 185 nC.

9.2.1.2.2 IDRIVE Configuration

The gate drive current strength, I_{DRIVE} , is selected based on the gate-to-drain charge of the external MOSFETs and the target rise and fall times at the outputs. If I_{DRIVE} is selected to be too low for a given MOSFET, then the MOSFET may not turn on completely within the t_{DRIVE} time and a gate drive fault may be asserted. Additionally, slow rise and fall times will lead to higher switching power losses. TI recommends adjusting these values in system with the required external MOSFETs and motor to determine the best possible setting for any application.

The I_{DRIVEP} and I_{DRIVEN} current for both the low-side and high-side MOSFETs are independently adjustable on SPI devices through the SPI registers. On hardware interface devices, both source and sink settings are selected at the same time on the IDRIVE pin.

For MOSFETs with a known gate-to-drain charge Q_{gd} , desired rise time (t_r) , and a desired fall time (t_f) , use Equation 13 and Equation 14 to calculate the value of I_{DRIVEP} and I_{DRIVEN} (respectively).

$$I_{DRIVEP} > \frac{Q_{gd}}{t_r}$$

$$I_{DRIVEN} > \frac{Q_{gd}}{t_f}$$

$$(13)$$

9.2.1.2.2.1 IDRIVE Example

Use Equation 15 and Equation 16 to calculate the value of I_{DRIVEP1} and I_{DRIVEP2} (respectively) for a gate to drain charge of 13 nC and a rise time from 100 to 300 ns.



$$I_{DRIVEP1} = \frac{13 \text{ nC}}{100 \text{ ns}} = 130 \text{ mA}$$
 (15)

$$I_{DRIVEP2} = \frac{13 \text{ nC}}{300 \text{ ns}} = 43 \text{ mA}$$
 (16)

Select a value for I_{DRIVEP} that is between 43 mA and 130 mA. For this example, the value of I_{DRIVEP} was selected as 100-mA source.

Use Equation 17 and Equation 18 to calculate the value of I_{DRIVEN1} and I_{DRIVEN2} (respectively) for a gate to drain charge of 13 nC and a fall time from 50 to 150 ns.

$$I_{DRIVEN1} = \frac{13 \text{ nC}}{50 \text{ ns}} = 260 \text{ mA}$$
 (17)

$$I_{DRIVEN2} = \frac{13 \text{ nC}}{150 \text{ ns}} = 87 \text{ mA}$$
 (18)

Select a value for I_{DRIVEN} that is between 87 mA and 260 mA. For this example, the value of I_{DRIVEN} was selected as 200-mA sink.

9.2.1.2.3 V_{DS} Overcurrent Monitor Configuration

The V_{DS} monitors are configured based on the worst-case motor current and the $R_{DS(on)}$ of the external MOSFETs as shown in Equation 19.

$$V_{DS_OCP} > I_{max} \times R_{DS(on)max}$$
 (19)

9.2.1.2.3.1 V_{DS} Overcurrent Example

The goal of this example is to set the V_{DS} monitor to trip at a current greater than 75 A. According to the CSD19535KCS 100 V N-Channel NexFETTM Power MOSFET data sheet, the $R_{DS(on)}$ value is 2.2 times higher at 175°C, and the maximum $R_{DS(on)}$ value at a V_{GS} of 10 V is 3.6 m Ω at T_A = 25°C. From these values, the approximate worst-case value of $R_{DS(on)}$ is 2.2 × 3.6 m Ω = 7.92 m Ω .

Using Equation 19 with a value of 7.92 m Ω for R_{DS(on)} and a worst-case motor current of 75 A, Equation 20 shows the calculated desired value of the V_{DS} overcurrent monitors.

$$V_{DS_OCP} > 75 \text{ A} \times 7.92 \text{ m}\Omega$$

$$V_{DS_OCP} > 0.594 \text{ V}$$
(20)

For this example, the value of V_{DS_OCP} was selected as 0.6 V.

The SPI devices allow for adjustment of the deglitch time for the V_{DS} overcurrent monitor. The deglitch time can be set to 1 μ s, 2 μ s, 4 μ s, or 8 μ s.

9.2.1.2.4 Sense-Amplifier Bidirectional Configuration (DRV8353 and DRV8353R)

The sense amplifier gain on the DRV8353 and DRV8353R devices and sense resistor value are selected based on the target current range, VREF reference voltage, sense-resistor power rating, and operating temperature range. In bidirectional operation of the sense amplifier, the dynamic range at the output is approximately calculated as shown in Equation 21.

$$V_{O} = \left(V_{VREF} - 0.25 \text{ V}\right) - \frac{V_{VREF}}{2} \tag{21}$$

Use Equation 22 to calculate the approximate value of the selected sense resistor with V_O calculated using Equation 21.

$$R = \frac{V_O}{A_V \times I} \qquad P_{SENSE} > I_{RMS}^2 \times R$$
 (22)

From Equation 21 and Equation 22, select a target gain setting based on the power rating of the target sense resistor.



9.2.1.2.4.1 Sense-Amplifier Example

In this system example, the value of VREF voltage is 3.3 V with a sense current from -40 to +40 A. The linear range of the SOx output is 0.25 V to $V_{VREF} - 0.25$ V (from the V_{LINEAR} specification). The differential range of the sense amplifier input is -0.3 to +0.3 V (V_{DIFF}).

$$V_{O} = (3.3 \text{ V} - 0.25 \text{ V}) - \frac{3.3 \text{ V}}{2} = 1.4 \text{ V}$$
 (23)

$$R = \frac{1.4 \text{ V}}{A_{V} \times 40 \text{ A}} \qquad 2 \text{ W} > 28.3^{2} \times R \rightarrow R < 2.5 \text{ m}\Omega$$
 (24)

$$2.5 \text{ m}\Omega > \frac{1.4 \text{ V}}{\text{A}_{\text{V}} \times 40 \text{ A}} \rightarrow \text{A}_{\text{V}} > 14$$
 (25)

Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be less than 2.5 m Ω to meet the power requirement for the sense resistor. For this example, the gain setting was selected as 20 V/V. The value of the resistor and worst case current can be verified that R < 2.5 m Ω and I_{max} = 40 A does not violate the differential range specification of the sense amplifier input (V_{SPxD}).

9.2.1.2.5 Single Supply Power Dissipation

Design care must be taken to make sure that the thermal ratings of the DRV835x are not violated during normal operation of the device. The is especially critical in higher voltage and higher ambient operation applications where power dissipation or the device ambient temperature are increased.

To determine the temperature of the device in single supply operation, first the power internal power dissipation must be calculated. The internal power dissipation has four primary components:

- VCP charge pump power dissipation (P_{VCP})
- VGLS low-side regulator power dissipation (P_{VGLS})
- VM device nominal power dissipation (P_{VM})
- VIN buck regulator power dissipation (P_{BUCK})

The values of P_{VCP} and P_{VGLS} can be approximated by referring to *External MOSFET Support* to first determine I_{VCP} and I_{VGLS} and then referring to Equation 26 and Equation 27.

$$P_{VCP} = I_{VCP} \times (V_{VM} + V_{VDRAIN}) \tag{26}$$

$$P_{VGLS} = I_{VGLS} \times V_{VM} \tag{27}$$

The value of P_{VM} can be calculated by referring to the data sheet parameter for I_{VM} current and Equation 28.

$$P_{VM} = I_{VM} \times V_{VM} \tag{28}$$

 $P_{BUCK} = (P_O / \eta) - P_O$

where

$$P_0 = V_{VCC} \times I_{VCC} \tag{30}$$

The value of P_{BUCK} can be calculated with the buck output voltage (V_{VCC}), buck output current (I_{VCC}), and by referring to the typical characteristic curve for efficiency (η) in the LM5008A data sheet.

The total power dissipation is then calculated by summing the four components as shown in Equation 31.

$$P_{tot} = P_{VCP} + P_{VGLS} + P_{VM} + P_{BUCK}$$

$$(31)$$

Lastly, the device junction temperature can be estimate by referring to *Thermal Information* and Equation 32.

$$T_{J}max = T_{A}max + (R_{\theta JA} \times P_{tot})$$
(32)

The information in *Thermal Information* is based off of a standardized test metric for package and PCB thermal dissipation. The actual values may vary based on the actual PCB design used in the application.

70



9.2.1.2.6 Single Supply Power Dissipation Example

In this application example the device is configured for single supply operation. This configuration requires only one power supply for the DRV835x but comes at the tradeoff of increased internal power dissipation. The junction temperature is estimated in the example below.

Use Equation 11 to calculate the value of I_{VCP} and I_{VGLS} for a MOSFET gate charge of 78 nC, all 3 high-side and 3 low-side MOSFETs switching, and a switching frequency of 45 kHz.

$$I_{VCP/VGLS} = 78 \text{ nC} \times 3 \times 45 \text{ kHz} = 10.5 \text{ mA}$$
 (33)

Use Equation 26, Equation 27, Equation 28, Equation 29, and Equation 31 to calculate the value of P_{tot} for $V_{VM} = V_{VDRAIN} = V_{VIN} = 48$ V, $I_{VM} = 9.5$ mA, $I_{VCP} = 10.5$ mA, $I_{VGLS} = 10.5$ mA, $V_{VCC} = 3.3$ V, $I_{VCC} = 100$ mA, and $\eta = 86$ %.

$$P_{VCP} = 10.5 \text{ mA} \times (48 \text{ V} + 48 \text{ V}) = 1 \text{ W}$$
 (34)

$$P_{VGLS} = 10.5 \text{ mA} \times 48 \text{ V} = 0.5 \text{ W}$$
 (35)

$$P_{VM} = 9.5 \text{ mA} \times 48 \text{ V} = 0.5 \text{ W}$$
 (36)

$$P_{BUCK} = [(3.3 \text{ V} \times 100 \text{ mA}) / 0.86] - (3.3 \text{ V} \times 100 \text{ mA}) = 0.054 \text{ W}$$
 (37)

$$P_{tot} = 1 W + 0.5 W + 0.5 W + 0.054 = 2.054 W$$
 (38)

Lastly, to estimate the device junction temperature during operation, use Equation 32 to calculate the value of T_J max for T_A max = 60°C, $R_{\theta JA}$ = 26.6°C/W for the RGZ package, and P_{tot} = 2.054 W. Again, please note that the $R_{\theta JA}$ is highly dependent on the PCB design used in the actual application and should be verified. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.


$$T_{J}$$
max = 60°C + (26.6°C/W × 2.054 W) = 115°C (39)


As shown in this example, the device is within its operational limits, but is operating almost to its maximum operational junction temperature. Design care should be taken in the single supply configuration to correctly manage the power dissipation of the device.

9.2.1.2.7 Buck Regulator Configuration (DRV8350R and DRV8353R)


For a detailed design procedure and information on selecting the correct buck regulator external components, refer to LM5008A 100-V 350-mA Constant On-Time Buck Switching Regulator.

9.2.1.3 Application Curves











9.2.2 Alternative Application

In this application, the DRV8353R is configured to use one sense amplifier in unidirectional mode for a summing current sense scheme often used in trapezoidal or hall-based BLDC commutation control. Additionally, the device is configured in dual supply mode using the integrated buck regulator for the VM gate drive voltage supply to decrease internal power dissipation.




Figure 73. Alternative Application Schematic



9.2.2.1 Design Requirements

Table 23 lists the example design input parameters for system design.

Table 23. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Power supply voltage	V_{VM}	12 V		
Buck supply voltage	V _{VIN}	48 V		
MOSFET drain voltage	V_{VDRAIN}	48 V		
MOSFET part number	MOSFET	CSD19535KCS		
MOSFET total gate charge	Q_g	78 nC		
PWM frequency	f _{PWM}	20 kHz		
Buck regulator output voltage	V _{VCC}	12 V		
Buck regulator output current	I _{VCC}	150 mA		
ADC reference voltage	V_{VREF}	3.3 V		
Winding sense current range	I _{SENSE}	0 to 40 A		
Motor RMS current	I _{RMS}	28.3 A		
Sense-resistor power rating	P _{SENSE}	3 W		
System ambient temperature	T _A	−20°C to +105°C		

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Sense Amplifier Unidirectional Configuration

The sense amplifiers are configured to be unidirectional through the registers on SPI devices by writing a 0 to the VREF_DIV bit.

The sense-amplifier gain and sense resistor values are selected based on the target current range, VREF, sense-resistor power rating, and operating temperature range. In unidirectional operation of the sense amplifier, use Equation 40 to calculate the approximate value of the dynamic range at the output.

$$V_O = (V_{VREF} - 0.25 \text{ V}) - 0.25 \text{ V} = V_{VREF} - 0.5 \text{ V}$$
(40)

Use Equation 41 to calculate the approximate value of the selected sense resistor.

$$R = \frac{V_O}{A_V \times I} \qquad P_{SENSE} > I_{RMS}^2 \times R$$

where

•
$$V_O = V_{VREF} - 0.5 \text{ V}$$
 (41)

From Equation 40 and Equation 41, select a target gain setting based on the power rating of a target sense resistor.

9.2.2.2.1.1 Sense-Amplifier Example

In this system example, the value of V_{VREF} is 3.3 V with a sense current from 0 to 40 A. The linear range of the SOx output for the DRV8353x device is 0.25 V to V_{VREF} – 0.25 V (from the V_{LINEAR} specification). The differential range of the sense-amplifier input is –0.3 to +0.3 V (V_{DIFF}).

$$V_{O} = 3.3 \text{ V} - 0.5 \text{ V} = 2.8 \text{ V}$$
 (42)

$$R = \frac{2.8 \text{ V}}{A_{V} \times 40 \text{ A}} \quad 3 \text{ W} > 28.3^{2} \times R \rightarrow R < 3.75 \text{ m}\Omega$$
(43)

$$3.75 \text{ m}\Omega > \frac{2.8 \text{ V}}{\text{A}_{\text{V}} \times 40 \text{ A}} \rightarrow \text{A}_{\text{V}} > 18.7$$
 (44)



Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be less than 3.75 m Ω to meet the power requirement for the sense resistor. For this example, the gain setting was selected as 20 V/V. The value of the resistor and worst-case current can be verified that R < 3.75 m Ω and I_{max} = 40 A does not violate the differential range specification of the sense amplifier input (V_{SPYD}).

9.2.2.2.1.2 Dual Supply Power Dissipation

Design care must be taken to make sure that the thermal ratings of the DRV835x are not violated during normal operation of the device. The is especially critical in higher voltage and higher ambient operation applications where power dissipation or the device ambient temperature are increased.

To determine the temperature of the device in dual supply operation, first the internal power dissipation must be calculated. The internal power dissipation has four primary components:

- VCP Charge pump power dissipation (P_{VCP})
- VGLS low-side regulator power dissipation (P_{VGLS})
- VM device nominal power dissipation (P_{VM})
- VIN buck regulator power dissipation (P_{BUCK})

The value of P_{VCP} and P_{VGLS} can be approximated by referring to External MOSFET Support to first determine I_{VCP} and I_{VGI S} and then referring to Equation 45 and Equation 46.

$$P_{VCP} = I_{VCP} \times (V_{VM} + V_{VDRAIN}) \tag{45}$$

$$P_{VGLS} = I_{VGLS} \times V_{VM} \tag{46}$$

The value of P_{VM} can be calculated by referring to the datasheet parameter for I_{VM} current and Equation 47.

$$P_{VM} = I_{VM} \times V_{VM} \tag{47}$$

 $P_{BUCK} = (P_O / \eta) - P_O$

where

$$P_{O} = V_{VCC} \times I_{VCC} \tag{49}$$

The value of P_{BUCK} can be calculated with the buck output voltage (V_{VCC}) , buck output current (I_{VCC}) , and by referring to the typical characteristic curve for efficiency (η) in the LM5008A data sheet.

The total power dissipation is then calculated by summing the four components as shown in Equation 50.

$$P_{tot} = P_{VCP} + P_{VGLS} + P_{VM} + P_{BUCK}$$

$$(50)$$

Lastly, the device junction temperature can be estimate by referring to the *Thermal Information* and Equation 51.

$$T_{\text{J}}\text{max} = T_{\text{A}}\text{max} + (R_{\text{B,IA}} \times P_{\text{tot}}) \tag{51}$$

Note that the information in the *Thermal Information* is based off of a standardized test metric for package and PCB thermal dissipation. The actual values may vary based on the actual PCB design used in the application.

9.2.2.2.1.3 Dual Supply Power Dissipation Example

In this application example the device is configured for dual supply operation, dual supply operation helps to decrease the internal power dissipation by providing the gate driver with a lower supply voltage. This can be derived from the internal buck regulator or an external power supply. The junction temperature is estimated in the example below.

Use Equation 11 to calculate the value of I_{VCP} and I_{VGLS} for a MOSFET gate charge of 78 nC, 1 high-side and 1 low-side MOSFETs switch at a time, and a switching frequency of 20 kHz.

$$I_{VCP/VGLS} = 78 \text{ nC} \times 1 \times 20 \text{ kHz} = 1.56 \text{ mA}$$
 (52)

Use equation Equation 45, Equation 46, Equation 47, Equation 48, and Equation 50 to calculate the value of Ptot for V_{VM} = 12 V, V_{VDRAIN} = 48 V, V_{VIN} = 48 V, I_{VM} = 9.5 mA, I_{VCP} = 1.56 mA, I_{VGLS} = 1.56 mA, V_{VCC} = 12 V, I_{VCC} = 150 mA, and $\eta = 86 \%$.

$$P_{VCP} = 1.56 \text{ mA} \times (12 \text{ V} + 48 \text{ V}) = 0.1 \text{ W}$$
 (53)



$$P_{VGLS} = 1.56 \text{ mA} \times 12 \text{ V} = 0.02 \text{ W}$$
 (54)

$$P_{VM} = 9.5 \text{ mA} \times 12 \text{ V} = 0.1 \text{ W}$$
 (55)

$$P_{BUCK} = [(12 \text{ V} \times 150 \text{ mA}) / 0.86] - (12 \text{ V} \times 150 \text{ mA}) = 0.29 \text{ W}$$
 (56)

$$P_{tot} = 0.1 \text{ W} + 0.02 \text{ W} + 0.1 \text{ W} + 0.29 = 0.51 \text{ W}$$
 (57)

Lastly, to estimate the device junction temperature during operation, use Equation 51 to calculate the value of T_J max for T_A max = 105°C, $R_{\theta JA}$ = 26.6°C/W for the RGZ package, and P_{tot} = 0.51 W. Again, note that the $R_{\theta JA}$ is highly dependent on the PCB design used in the actual application and should be verified. For more information about traditional and new thermal metrics, refer to the *Semiconductor and IC Package Thermal Metrics* application report.

$$T_{J}$$
max = 105°C + (26.6°C/W × 0.51 W) = 119°C (58)

10 Power Supply Recommendations

The DRV835x family of devices are designed to operate from an input voltage supply (VM) range between 9 V and 75 V. A 0.1-µF ceramic capacitor rated for VM must be placed as near to the device as possible. In addition, a bulk capacitor must be included on the VM pin but can be shared with the bulk bypass capacitance for the external power MOSFETs. Additional bulk capacitance is required to bypass the external half-bridge MOSFETs and should be sized according to the application requirements.

10.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is usually beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- · The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage stays stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.




Figure 74. Motor Drive Supply Parasitics Example



11 Layout

11.1 Layout Guidelines

Bypass the VM pin to the GND pin using a low-ESR ceramic bypass capacitor with a recommended value of 0.1 uF. Place this capacitor as near to the VM pin as possible with a thick trace or ground plane connected to the GND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be electrolytic. This capacitance must be at least 10 µF.

Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Place a low-ESR ceramic capacitor between the CPL and CPH pins. This capacitor should be 47 nF, rated for VDRAIN, and be of type X5R or X7R. Additionally, place a low-ESR ceramic capacitor between the VCP and VDRAIN pins and VGLS and GNDs. These capacitors should be 1 µF, rated for 16 V, and be of type X5R or X7R.

Bypass the DVDD pin to the GND/DGND pin with a 1-µF low-ESR ceramic capacitor rated for 6.3 V and of type X5R or X7R. Place this capacitor as near to the pin as possible and minimize the path from the capacitor to the GND/DGND pin.

The VDRAIN pin can be shorted directly to the VM pin for single supply application configurations. However, if a significant distance is between the device and the external MOSFETs, use a dedicated trace to connect to the common point of the drains of the high-side external MOSFETs. Do not connect the SLx pins directly to GND. Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These recommendations allow for more accurate V_{DS} sensing of the external MOSFETs for overcurrent detection.

Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the low-side MOSFET source back to the SPx/SLx pins.

11.1.1 Buck-Regulator Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI:

- Put the feedback network resistors near the FB pin and away from the inductor to minimize coupling noise into the feedback pin.
- Put the input bypass capacitor near the VIN pin to decrease copper trace resistance which effects input voltage ripple of the device.
- Put the inductor near the SW pin to decrease magnetic and electrostatic noise.
- Put the output capacitor near the junction of the inductor and the diode. The inductor, diode, and C_{OUT} trace should be as short as possible to decrease conducted and radiated noise and increase overall efficiency.
- Make the ground connection for the diode, C_{VIN} , and C_{OUT} as small as possible and tie it to the system ground plane in only one spot (preferably at the COUT ground point) to minimize conducted noise in the system ground plane.

For more detail on switching power supply layout considerations refer to the AN-1149 Layout Guidelines for Switching Power Supplies application report.

Submit Documentation Feedback



11.2 Layout Example




Figure 75. Layout Example




12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

The following figure shows a legend for interpreting the complete device name:



12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, refer to:

- Texas Instruments, DRV8353Rx-EVM User's Guide user's guide
- Texas Instruments, DRV8353Rx-EVM GUI User's Guide
- Texas Instruments, DRV8353Rx-EVM InstaSPIN™ Software Quick Start Guide
- Texas Instruments, LM5008A 100-V 350-mA Constant On-Time Buck Switching Regulator data sheet
- Texas Instruments, CSD19535KCS 100 V N-Channel NexFET™ Power MOSFET data sheet
- Texas Instruments, Understanding IDRIVE and TDRIVE In TI Motor Gate Drivers application report
- Texas Instruments. Motor Drive Protection with TI Smart Gate Drive TI TechNote
- Texas Instruments, Reduce Motor Drive BOM and PCB Area with TI Smart Gate Drive TI TechNote
- Texas Instruments, Reducing EMI Radiated Emissions with TI Smart Gate Drive TI TechNote
- Texas Instruments, Hardware Design Considerations for an Efficient Vacuum Cleaner using BLDC Motor
- Texas Instruments, Hardware Design Considerations for an Electric Bicycle using BLDC Motor
- Texas Instruments, Industrial Motor Drive Solution Guide
- Texas Instruments, Layout Guidelines for Switching Power Supplies application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Sensored 3-Phase BLDC Motor Control Using MSP430™ application report
- Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application report



12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 24. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER ORDER NOW TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
DRV8350	Click here	Click here	Click here	Click here	Click here		
DRV8350R	Click here	Click here	Click here	Click here	Click here		
DRV8353	Click here	Click here	Click here	Click here	Click here		
DRV8353R	Click here	Click here	Click here	Click here	Click here		

12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.6 Trademarks

NexFET, InstaSPIN, MSP430, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7-Jun-2022 www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8350HRTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8350H	Samples
DRV8350HRTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8350H	Samples
DRV8350RHRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8350RH	Samples
DRV8350RHRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8350RH	Samples
DRV8350RSRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8350RS	Samples
DRV8350RSRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8350RS	Samples
DRV8350SRTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8350S	Samples
DRV8350SRTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8350S	Samples
DRV8353HRTAR	ACTIVE	WQFN	RTA	40	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV8353H	Samples
DRV8353HRTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV8353H	Samples
DRV8353RHRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8353RH	Samples
DRV8353RHRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8353RH	Samples
DRV8353RSRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8353RS	Samples
DRV8353RSRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	DRV8353RS	Samples
DRV8353SRTAR	ACTIVE	WQFN	RTA	40	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV8353S	Samples
DRV8353SRTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV8353S	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Jun-2022

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 17-Apr-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8350HRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8350HRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8350RHRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8350RHRGZT	VQFN	RGZ	48	250	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8350RSRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8350RSRGZT	VQFN	RGZ	48	250	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8350SRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8350SRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8353HRTAR	WQFN	RTA	40	2000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8353HRTAT	WQFN	RTA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8353RHRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8353RHRGZT	VQFN	RGZ	48	250	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8353RSRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8353RSRGZT	VQFN	RGZ	48	250	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
DRV8353SRTAR	WQFN	RTA	40	2000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8353SRTAT	WQFN	RTA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2




www.ti.com 17-Apr-2023



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8350HRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
DRV8350HRTVT	WQFN	RTV	32	250	210.0	185.0	35.0
DRV8350RHRGZR	VQFN	RGZ	48	2500	338.0	355.0	50.0
DRV8350RHRGZT	VQFN	RGZ	48	250	338.0	355.0	50.0
DRV8350RSRGZR	VQFN	RGZ	48	2500	338.0	355.0	50.0
DRV8350RSRGZT	VQFN	RGZ	48	250	338.0	355.0	50.0
DRV8350SRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
DRV8350SRTVT	WQFN	RTV	32	250	210.0	185.0	35.0
DRV8353HRTAR	WQFN	RTA	40	2000	367.0	367.0	35.0
DRV8353HRTAT	WQFN	RTA	40	250	210.0	185.0	35.0
DRV8353RHRGZR	VQFN	RGZ	48	2500	338.0	355.0	50.0
DRV8353RHRGZT	VQFN	RGZ	48	250	338.0	355.0	50.0
DRV8353RSRGZR	VQFN	RGZ	48	2500	338.0	355.0	50.0
DRV8353RSRGZT	VQFN	RGZ	48	250	338.0	355.0	50.0
DRV8353SRTAR	WQFN	RTA	40	2000	367.0	367.0	35.0
DRV8353SRTAT	WQFN	RTA	40	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated