


# DS3486 Quad RS-422, RS-423 Line Receiver

Check for Samples: DS3486

### **FEATURES**

- Four Independent Receivers
- TRI-STATE Outputs
- Internal Hysteresis –140 mV (typ)
- Fast Propagation Times -19 ns (typ)
- TTL Compatible Outputs
- 5V Supply
- Pin Compatible and Interchangeable with MC3486

## **Block and Connection Diagrams**



### **DESCRIPTION**

Texas Instruments' quad RS-422, RS-423 receiver features four independent receivers which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible, TRI-STATE structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.




Figure 1. Dual-In-Line Package Top View D-16 (SOIC) Package or NFG0016E (PDIP) Package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

<u></u>	
Power Supply Voltage, V <sub>CC</sub>	8V
Input Common-Mode Voltage, V <sub>ICM</sub>	±25V
Input Differential Voltage, V <sub>ID</sub>	±25V
TRI-STATE Control Input Voltage, V <sub>I</sub>	8V
Output Sink Current, I <sub>O</sub>	50 mA
Storage Temperature, T <sub>STG</sub>	−65°C to +150°C
Maximum Power Dissipation (3) at 25°C	
Molded PDIP Package	1362 mW
SOIC Package	1002 mW
SOIC Package Thermal Resistance	
$\theta_{JA}$	+124.5°C/W
$\theta_{JC}$	+41.2°C/W

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

(3) Derate PDIP molded package 10.2 mW/°C above 25°C. Derate SOIC package 8.01 mW/°C above 25°C.

**Operating Conditions** 

	Max	Min	Units
Power Supply Voltage, V <sub>CC</sub>	4.75	5.25	V
Operating Temperature, T <sub>A</sub>	0	70	°C
Input Common-Mode Voltage	-7.0	7.0	V
Range, V <sub>ICR</sub>			

## Electrical Characteristics (1)

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges. Typical values are for  $T_A$  = 25°C,  $V_{CC}$  = 5V and  $V_{IC}$  = 0V.)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input Voltage—High Logic State (TRI-STATE Control)			2.0			V
V <sub>IL</sub>	Input Voltage—Low Logic State (TRI-STATE Control)					0.8	V
$V_{TH(D)}$	Differential Input Threshold Voltage		$-7V \le V_{IC} \le 7V$ , $V_{IH}$ TRI-STATE = 2V $I_O = -0.4$ mA, $V_{OH} \ge 2.7V$		0.070	0.2	V
			$I_O = 8 \text{ mA}, V_{OL} \ge 0.5 \text{V}$		0.070	-0.2	V
I <sub>IB (D)</sub>	Input Bias Current		V <sub>CC</sub> = 0V or 5.25V, Other Inputs at 0V				
			V <sub>I</sub> = −10V			-3.25	mA
			V <sub>I</sub> = −3V			-1.50	mA
			V <sub>I</sub> = 3V			1.50	mA
			V <sub>I</sub> = 10V			3.25	mA
	Input Balance		$-7V \le V_{IC} \le 7V, V_{IH(3C)} = 2V,$				
		$V_{OH}$	$I_{O} = -0.4 \text{ mA}, V_{ID} = 0.4 \text{V}$	2.7			V
		V <sub>OL</sub>	$I_{O} = 8 \text{ mA}, V_{ID} = -0.4 \text{V}$			0.5	V

<sup>(1)</sup> All currents into device pins are shown as positive, out of device pins are negative. All voltages referenced to ground unless otherwise noted.

Submit Documentation Feedback

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

<sup>(2)</sup> Refer to EIA RS-422/3 for exact conditions.



## **Electrical Characteristics** (1) (continued)

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges. Typical values are for  $T_A = 25$ °C,  $V_{CC} = 5$ V and  $V_{IC} = 0$ V.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l <sub>OZ</sub>	Output TRI-STATE Leakage Current	$V_{I(D)} = 3V$ , $V_{IL} = 0.8V$ , $V_{OL} = 0.5V$			-40	μA
		$V_{I(D)} = -3V$ , $V_{IL} = 0.8V$ , $V_{OH} = 2.7V$			40	μA
los	Output Short-Circuit Current	$V_{I(D)} = 3V$ , $V_{IH}TRI-STATE = 2V$ ,	-15		-100	mA
		$V_{O} = 0V,$ (3)				
I <sub>IL</sub>	Input Current—Low Logic State (TRI-STATE Control)	V <sub>IL</sub> = 0.5V			-100	μΑ
I <sub>IH</sub>	Input Current—High Logic State	V <sub>IH</sub> = 2.7V			20	μA
	(TRI-STATE Control)	V <sub>IH</sub> = 5.25V			100	μA
V <sub>IC</sub>	Input Clamp Diode Voltage (TRI-STATE Control)	I <sub>IN</sub> = −10 mA			-1.5	V
I <sub>CC</sub>	Power Supply Current	All Inputs V <sub>IL</sub> = 0V			85	mA


<sup>(3)</sup> Only one output at a time should be shorted.

## **Switching Characteristics**

(Unless otherwise noted,  $V_{CC} = 5V$  and  $T_A = 25$ °C.)


Symbol	Parameter	Min	Тур	Max	Units
t <sub>PHL(D)</sub>	Propagation Delay Time—Differential Inputs to Output Output High to Low		19	35	ns
t <sub>PLH(D)</sub>	Output Low to High		19	30	ns
$t_{PLZ}$	TRI-STATE Control to Output Output Low to TRI-STATE		23	35	ns
t <sub>PHZ</sub>	Output High to TRI-STATE		25	35	ns
t <sub>PZH</sub>	Output TRI-STATE to High		18	30	ns
t <sub>PZL</sub>	Output TRI-STATE to Low		20	30	ns

### AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS




Product Folder Links: DS3486






Input pulse characteristics:  $t_{TLH} = t_{THL} = 6$  ns (10% to 90%) PRR = 1 MHz, 50% duty cycle

Figure 2. Propagation Delay Differential Input to Output



1.5V for  $t_{PHZ}$  and  $t_{PLZ}$ 1.5V for  $t_{PLZ}$  and  $t_{PZL}$ Input pulse characteristics:  $t_{TLH} = t_{THL} = 6$  ns (10% to 90%) PRR = 1 MHz, 50% duty cycle



Submit Documentation Feedback






Figure 3. Propagation Delay TRI-STATE Control Input to Output

### SNLS354D -MAY 1998-REVISED APRIL 2013



## **REVISION HISTORY**

Ch	nanges from Revision C (April 2013) to Revision D	Page	E
•	Changed layout of National Data Sheet to TI format		5



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS3486M/NOPB	ACTIVE	SOIC	D	16	48	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	DS3486M	Samples
DS3486MX/NOPB	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	DS3486M	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS3486MX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS3486MX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0	

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS3486M/NOPB	D	SOIC	16	48	495	8	4064	3.05

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated