DS90C401 Dual Low Voltage Differential Signaling (LVDS) Driver

Check for Samples: DS90C401

FEATURES
- Ultra Low Power Dissipation
- Operates Above 155.5 Mbps
- Standard TIA/EIA-644
- 8 Lead SOIC Package Saves Space
- Low Differential Output Swing typical 340 mV

DESCRIPTION
The DS90C401 is a dual driver device optimized for high data rate and low power applications. This device along with the DS90C402 provides a pair chip solution for a dual high speed point-to-point interface. The DS90C401 is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized. The device is in a 8 lead small outline package. The differential driver outputs provides low EMI with its low output swings typically 340 mV.

Connection Diagram

![Connection Diagram](image)

See Package Number D (SOIC)

Functional Diagram

![Functional Diagram](image)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

---

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.
**Absolute Maximum Ratings**

| Supply Voltage \( (V_{CC}) \) | \(-0.3\) V to \(+6\) V |
| Input Voltage \( (D_{IN}) \) | \(-0.3\) V to \((V_{CC} + 0.3\) V) |
| Output Voltage \( (D_{OUT+}, D_{OUT-}) \) | \(-0.3\) V to \((V_{CC} + 0.3\) V) |

**Short Circuit Duration**

\( (D_{OUT+}, D_{OUT-}) \) Continuous

**Maximum Package Power Dissipation @ +25°C**

D Package 1068 mW

Derate D Package 8.5 mW/°C above +25°C

**Storage Temperature Range**

\(-65\) °C to \(+150\) °C

**Lead Temperature Range**

Soldering (4 sec.) \(+260\) °C

**Maximum Junction Temperature**

\(+150\) °C

**ESD Rating**

(HBM, \(1.5\) kΩ, 100 pF) ≥ 3,500V

(EIAJ, 0Ω, 200 pF) ≥ 250V

(1) “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) ESD Ratings:

HBM \((1.5\) kΩ, 100 pF) ≥ 3,500V

EIAJ \((0Ω, 200\) pF) ≥ 250V

**Recommended Operating Conditions**

| Supply Voltage \( (V_{CC}) \) | \(+4.5\) | \(+5.0\) | \(+5.5\) | Units |
| Operating Free Air Temperature \( (T_A) \) | \(-40\) | \(+25\) | \(+85\) | °C |

**Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Pin</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{OD1})</td>
<td>Differential Output Voltage</td>
<td>(R_L = 100Ω (Figure\ 1))</td>
<td>(D_{OUT+}, D_{OUT-})</td>
<td>250</td>
<td>340</td>
<td>450</td>
<td>mV</td>
</tr>
<tr>
<td>(\Delta V_{OD1})</td>
<td>Change in Magnitude of (V_{OD1}) for Complementary Output States</td>
<td></td>
<td>4</td>
<td>35</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>(V_{OS})</td>
<td>Offset Voltage</td>
<td></td>
<td>1.125</td>
<td>1.25</td>
<td>1.375</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(\Delta V_{OS})</td>
<td>Change in Magnitude of (V_{OS}) for Complementary Output States</td>
<td></td>
<td>5</td>
<td>25</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>(V_{OH})</td>
<td>Output Voltage High</td>
<td>(R_L = 100Ω)</td>
<td></td>
<td>0.90</td>
<td>1.07</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_{OL})</td>
<td>Output Voltage Low</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(I_{OS})</td>
<td>Output Short Circuit Current</td>
<td>(V_{OUT} = 0V (3))</td>
<td>(D_{IN})</td>
<td>-3.5</td>
<td>-5.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>(V_{IH})</td>
<td>Input Voltage High</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_{IL})</td>
<td>Input Voltage Low</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(I_I)</td>
<td>Input Current</td>
<td>(V_{IN} = V_{CC}, GND, 2.5V or 0.4V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>(V_{CL})</td>
<td>Input Clamp Voltage</td>
<td>(I_{CL} = -18) mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>No Load Supply Current</td>
<td>(D_{IN} = V_{CC} ) or (GND)</td>
<td>(V_{CC})</td>
<td>1.7</td>
<td>3.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(D_{IN} = 2.5V ) or (0.4V)</td>
<td></td>
<td>3.5</td>
<td>5.5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>(I_{CCL})</td>
<td>Loaded Supply Current</td>
<td>(R_L = 100Ω) All Channels</td>
<td>(V_{IN} = V_{CC} ) or (GND) (all inputs)</td>
<td>8</td>
<td>14.0</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: \(V_{OD1}\) and \(\Delta V_{OD1}\).

(2) All typicals are given for: \(V_{CC} = +5.0\) V, \(T_A = +25\) °C.

(3) Output short circuit current \((I_{OS})\) is specified as magnitude only, minus sign indicates direction only. 

---

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated
Switching Characteristics

\( V_{CC} = +5.0V \pm 10\% , \ T_A = -40^\circ C \) to \( +85^\circ C \)\(^{(1)}(2)(3)(4)(5)\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{PHLD} )</td>
<td>Differential Propagation Delay High to Low</td>
<td>( R_L = 100,\Omega, \ C_L = 5 , pF ) (Figure 2 and Figure 3)</td>
<td>0.5</td>
<td>2.0</td>
<td>3.5</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PLHD} )</td>
<td>Differential Propagation Delay Low to High</td>
<td></td>
<td>0.5</td>
<td>2.1</td>
<td>3.5</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{SKD} )</td>
<td>Differential Skew (</td>
<td>t_{PHLD} - t_{PLHD}</td>
<td>)</td>
<td></td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td>( t_{SK1} )</td>
<td>Channel-to-Channel Skew(^{(2)})</td>
<td></td>
<td>0</td>
<td>0.3</td>
<td>1.0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{SK2} )</td>
<td>Chip to Chip Skew(^{(3)})</td>
<td></td>
<td></td>
<td>3.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{TLH} )</td>
<td>Rise Time</td>
<td></td>
<td>0.35</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{THL} )</td>
<td>Fall Time</td>
<td></td>
<td>0.35</td>
<td>2.0</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

(1) All typicals are given for: \( V_{CC} = +5.0V, \ T_A = +25^\circ C. \)
(2) Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.
(3) Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
(4) Generator waveform for all tests unless otherwise specified: \( f = 1 \, MHz, \ Z_O = 50\,\Omega, \ t_r \leq 6 \, ns, \) and \( t_f \leq 6 \, ns. \)
(5) \( C_L \) includes probe and jig capacitance.

Parameter Measurement Information

![Driver V_{OD} and V_{OS} Test Circuit](image1)

**Figure 1.** Driver \( V_{OD} \) and \( V_{OS} \) Test Circuit

![Driver Propagation Delay and Transition Time Test Circuit](image2)

**Figure 2.** Driver Propagation Delay and Transition Time Test Circuit
Figure 3. Driver Propagation Delay and Transition Time Waveforms
Applications Information

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 4. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100Ω. A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C401 differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is mere 3.4 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 4. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop a differential voltage of 340 mV across the 100Ω termination resistor which the receiver detects with a 240 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340 mV – 100 mV = 240 mV)). The signal is centered around +1.2V (Driver Offset, V_{OS}) with respect to ground as shown in Figure 5. Note that the steady-state voltage (V_{SS}) peak-to-peak swing is twice the differential voltage (V_{OD}) and is typically 680 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static I_{CC} requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

![Figure 4. Point-to-Point Application](image)

![Figure 5. Driver Output Levels](image)
### PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4, 8</td>
<td>D_IN</td>
<td>TTL/CMOS driver input pins</td>
</tr>
<tr>
<td>3, 7</td>
<td>D_OUT+</td>
<td>Non-inverting driver output pin</td>
</tr>
<tr>
<td>2, 6</td>
<td>D_OUT−</td>
<td>Inverting driver output pin</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Ground pin</td>
</tr>
<tr>
<td>1</td>
<td>V_CC</td>
<td>Positive power supply pin, +5.0V ± 10%</td>
</tr>
</tbody>
</table>

### Truth Table\(^{(1)}\)

<table>
<thead>
<tr>
<th>D_IN</th>
<th>D_OUT+</th>
<th>D_OUT−</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>D_IN &gt; 0.8V and D_IN &lt; 2.0V</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

\(^{(1)}\) H = Logic high level  
L = Logic low level  
X = Indeterminant state
Typical Performance Characteristics

Power Supply Current vs Power Supply Voltage

- **Figure 6.**
  - $T_A = 25^\circ C$
  - $V_{IN} = V_{CC}$ or GND
  - No external load

Power Supply Current vs Power Supply Voltage

- **Figure 7.**
  - $V_{CC} = 5.0V$
  - $V_{IN} = V_{CC}$ or GND
  - No external load

Power Supply Current vs Power Supply Voltage

- **Figure 8.**
  - $T_A = 25^\circ C$
  - $V_{IN} = V_{CC}$ or GND
  - Ext. load = 100$\Omega$/dr.

Power Supply Current vs Power Supply Voltage

- **Figure 9.**
  - $V_{CC} = 5.0V$
  - $V_{IN} = V_{CC}$ or GND
  - Ext. load = 100$\Omega$/dr.

Output Short Circuit Current vs Power Supply Voltage

- **Figure 10.**
  - $T_A = 25^\circ C$
  - $V_{IN} = 0V$ or $5V$
  - $V_{OUT} = 0V$

Differential Output Voltage vs Power Supply Voltage

- **Figure 11.**
  - $T_A = 25^\circ C$
  - Load = 100$\Omega$
Typical Performance Characteristics (continued)

Differential Output Voltage vs Ambient Temperature

\[ V_{CC} = 5V \]
\[ \text{Load} = 100\Omega \]

\[ V_{OH} - \text{Differential Output Voltage (mV)} \]

\[ -40 \quad -15 \quad 10 \quad 35 \quad 60 \quad 85 \]
\[ T_A - \text{Ambient Temperature (°C)} \]

Figure 12.

Output Voltage High vs Power Supply Voltage

\[ T_A = 25\degree C \]
\[ \text{Load} = 100\Omega \]

\[ V_{CC} - \text{Power Supply Voltage (V)} \]

\[ 4.5 \quad 4.75 \quad 5 \quad 5.25 \quad 5.5 \]

Figure 13.

Output Voltage High vs Ambient Temperature

\[ V_{CC} = 5V \]
\[ \text{Load} = 100\Omega \]

\[ V_{OH} - \text{Output Voltage High (V)} \]

\[ -40 \quad -15 \quad 10 \quad 35 \quad 60 \quad 85 \]
\[ T_A - \text{Ambient Temperature (°C)} \]

Figure 14.

Output Voltage Low vs Power Supply Voltage

\[ T_A = 25\degree C \]
\[ \text{Load} = 100\Omega \]

\[ V_{CC} - \text{Power Supply Voltage (V)} \]

\[ 4.5 \quad 4.75 \quad 5 \quad 5.25 \quad 5.5 \]

Figure 15.

Output Voltage Low vs Ambient Temperature

\[ V_{CC} = 5V \]
\[ \text{Load} = 100\Omega \]

\[ V_{OL} - \text{Output Voltage Low (V)} \]

\[ -40 \quad -15 \quad 10 \quad 35 \quad 60 \quad 85 \]
\[ T_A - \text{Ambient Temperature (°C)} \]

Figure 16.

Offset Voltage vs Power Supply Voltage

\[ T_A = 25\degree C \]
\[ \text{Load} = 100\Omega \]

\[ V_{CC} - \text{Power Supply Voltage (V)} \]

\[ 4.5 \quad 4.75 \quad 5 \quad 5.25 \quad 5.5 \]

Figure 17.
Typical Performance Characteristics (continued)

Offset Voltage vs Ambient Temperature

![Graph showing Offset Voltage vs Ambient Temperature with $V_{CC} = 5V$, $R_{L} = 100\Omega$, and $T_{A}$ from -40 to 85°C.]

Power Supply Current vs Frequency

![Graph showing Power Supply Current vs Frequency with $T_{A} = 25^\circ C$, $V_{CC} = 5V$, and $F_{Q}$ from 0.01 to 1 kHz.]

Differential Output Voltage vs Load Resistor

![Graph showing Differential Output Voltage vs Load Resistor with $T_{A} = 25^\circ C$, $V_{CC} = 5V$, and $R_{L}$ from 90 to 150 Ω.]

Differential Propagation Delay vs Load Resistor

![Graph showing Differential Propagation Delay vs Load Resistor with $T_{A} = 25^\circ C$, $V_{CC} = 5V$, and $F_{Q} = 65$ MHz.]

Differential Propagation Delay vs Ambient Temperature

![Graph showing Differential Propagation Delay vs Ambient Temperature with $V_{CC} = 5V$, $F_{Q} = 65$ MHz, and $T_{A}$ from -40 to 85°C.]

Differential Skew vs Power Supply Voltage

![Graph showing Differential Skew vs Power Supply Voltage with $T_{A} = 25^\circ C$, $F_{Q} = 65$ MHz, and $V_{CC}$ from 4.5 to 5.5 V.]

Copyright © 1998–2013, Texas Instruments Incorporated

Submit Documentation Feedback
Typical Performance Characteristics (continued)

Differential Skew vs Ambient Temperature

![Graph showing differential skew vs ambient temperature with parameters: VCC = 5V, Freq = 65 MHz, Load = 100Ω.]

Figure 24.

Differential Transition Time vs Ambient Temperature

![Graph showing differential transition time vs ambient temperature with parameters: VCC = 5V, Freq = 65 MHz, Load = 100Ω.]

Figure 26.

Differential Transition Time vs Power Supply Voltage

![Graph showing differential transition time vs power supply voltage with parameters: TA = 25°C, Freq = 65 MHz, Load = 100Ω.]

Figure 25.
## REVISION HISTORY

<table>
<thead>
<tr>
<th>Changes from Revision B (April 2013) to Revision C</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed layout of National Data Sheet to TI format</td>
<td>9</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90C401M</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>TBD</td>
<td>Call TI</td>
<td>Call TI</td>
<td></td>
<td>DS90C401M</td>
<td></td>
</tr>
<tr>
<td>DS90C401M/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>DS90C401M</td>
<td>Samples</td>
</tr>
<tr>
<td>DS90C401MX</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>TBD</td>
<td>Call TI</td>
<td>Call TI</td>
<td></td>
<td>DS90C401M</td>
<td></td>
</tr>
<tr>
<td>DS90C401MX/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>DS90C401M</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI’s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pocket Quadrants

User Direction of Feed

Sprocket Holes

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90C401MX</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.5</td>
<td>5.4</td>
<td>2.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>DS90C401MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.5</td>
<td>5.4</td>
<td>2.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
# Tape and Reel Box Dimensions

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90C401MX</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>DS90C401MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

⚠️ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.
⚠️ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.
E. Reference JEDEC MS-012 variation AA.
IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY PATENT, COPYRIGHT, MASK WORK, SEMI-CONDUCTOR, SEMICONDUCTOR MANUFACTURING, OTHER INTELLECTUAL PROPERTY RIGHTS OR TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designers may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated