1 Features

- AEC-Q100 Qualified for Automotive Applications
  - Device Temperature Grade 2: −40°C to +105°C Ambient Operating Temperature
  - Device HBM ESD Classification Level 3B
  - Device CDM ESD Classification Level C6
  - Device MM ESD Classification Level M3
- Bidirectional Control Interface Channel Interface With I²C-Compatible Serial Control Bus
- Supports High-Definition (720p) Digital Video Format
- RGB888 + VS, HS, DE and Synchronized I2S Audio Supported
- 5- to 85-MHz PCLK Supported
- Single 3.3-V Operation With 1.8-V or 3.3-V Compatible LVCMOS I/O Interface
- AC-Coupled STP Interconnect up to 10 Meters
- Parallel LVCMOS Video Outputs
- I²C-Compatible Serial Control Bus for Configuration
- DC-Balanced and Scrambled Data With Embedded Clock
- Adaptive Cable Equalization
- Supports Repeater Application
- @ SPEED Link BIST Mode and LOCK Status Pin
- Image Enhancement (White Balance and Dithering) and Internal Pattern Generation
- EMI Minimization (SSCG and EPTO)
- Low Power Modes Minimize Power Dissipation
- Backward-Compatible With FPD-Link II

2 Applications

- Automotive Display for Navigation
- Rear Seat Entertainment Systems
- Automotive Drive Assistance
- Automotive Megapixel Camera Systems

3 Description

The DS90UB926Q-Q1 deserializer, in conjunction with the DS90UB925Q-Q1 serializer, provides a complete digital interface for concurrent transmission of high-speed video, audio, and control data for automotive display and image-sensing applications.

This chipset translates a parallel RGB video interface into a single-pair high-speed serialized interface. The serial bus scheme, FPD-Link III, supports full duplex of high-speed forward data transmission and low-speed backchannel communication over a single differential link. Consolidation of video data and control over a single differential pair reduces the interconnect size and weight, while also eliminating skew issues and simplifying system design.

The DS90UB926Q-Q1 deserializer recovers the RGB data, three video control signals, and four synchronized I2S audio signals. The device extracts the clock from a high-speed serial stream. An output LOCK pin provides the link status if the incoming data stream is locked, without the use of a training sequence or special SYNC patterns, as well as a reference clock.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB926Q-Q1</td>
<td>WQFN (60)</td>
<td>9.00 mm × 9.00 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
Table of Contents

1 Features .......................................................... 1
2 Applications ..................................................... 1
3 Description .......................................................... 1
4 Revision History ................................................. 2
5 Description (continued) ....................................... 4
6 Pin Configuration and Functions ............................ 5
7 Specifications ..................................................... 8
   7.1 Absolute Maximum Ratings ............................. 8
   7.2 ESD Ratings ............................................... 8
   7.3 Recommended Operating Conditions .............. 8
   7.4 Thermal Information ...................................... 9
   7.5 DC Electrical Characteristics .......................... 9
   7.6 AC Electrical Characteristics ......................... 11
   7.7 DC and AC Serial Control Bus Characteristics .... 12
   7.8 Timing Requirements .................................... 12
   7.9 Timing Requirements for the Serial Control Bus ... 13
   7.10 Switching Characteristics ............................. 13
   7.11 Timing Diagrams ....................................... 14
   7.12 Typical Characteristics ............................... 17
8 Detailed Description .......................................... 18
   8.1 Overview ................................................. 18
   8.2 Functional Block Diagram .............................. 18
   8.3 Feature Description ....................................... 18
   8.4 Device Functional Modes ............................... 31
   8.5 Programming ............................................... 35
   8.6 Register Maps ............................................. 36
9 Application and Implementation ......................... 48
   9.1 Application Information ................................. 48
   9.2 Typical Application ....................................... 49
10 Power Supply Recommendations ......................... 51
   10.1 Power Up Requirements and PDB Pin ............ 51
11 Layout .......................................................... 52
   11.1 Layout Guidelines ....................................... 52
   11.2 Layout Examples ........................................ 54
12 Device and Documentation Support ....................... 55
   12.1 Documentation Support ................................. 55
   12.2 Receiving Notification of Documentation Updates 55
   12.3 Community Resources ................................... 55
   12.4 Trademarks ............................................... 55
   12.5 Electrostatic Discharge Caution .................... 55
   12.6 Glossary ................................................. 55
13 Mechanical, Packaging, and Orderable Information ... 55

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2017) to Revision D

- Reverted all previous MCLK content changes made in Revision C back to Revision B ........................................... 1
- Deleted the disable I2S jitter cleaner note .................................................. 6

Changes from Revision B (January 2015) to Revision C

- Changed pin 60 from MCLK to RES2 ....................................................... 5
- Changed MCLK to RES2 ........................................................................... 6
- Added note to disable I2S jitter cleaner .................................................... 6
- Changed MCLK to RES2 ........................................................................... 6
- Deleted reference to MCLK in this section ............................................ 9
- Deleted reference to MCLK in this section ............................................ 13
- Deleted reference to MCLK ................................................................. 28
- Changed MCLK section ........................................................................ 28
- Changed MCLK columns of Audio Interface Frequencies table .................. 28
- Changed the values in columns 2 through 5 in Configuration Select (MODE_SEL) table .................................................. 32
- Changed the values in columns 2 to 5 in Serial Control Bus Addresses for IDx table .................................................... 35
- Changed register reference to MCLK .................................................... 45
- Changed Typical Display System Diagram (removed reference to MCLK) .................................................. 49
- Changed wording of Power Up Requirements and PDB Pin subsection and added Power-Up Sequence graphic .... 51
Changes from Revision A (April 2013) to Revision B

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ........................................ 1

Changes from Original (July 2012) to Revision A

- Corrected typo in table “DC and AC Serial Control Bus Characteristics” from VDDIO to VDD33, added “Note: BIST is not available in backwards compatible mode.”, added Recommended FRC settings table, changed entire layout of Data Sheet to TI format, added to Absolute Maximum Rating section, note (3): The maximum limit (VDDIO +0.3V) does not apply to the PDB pin during the transition to the power down state (PDB transitioning from HIGH to LOW), deleted derate from Maximum Power Dissipation Capacity at 25°C................................................................. 4
- “Note: BIST is not available in backwards compatible mode.” ....................................................................................................................... 26
5 Description (continued)

The DS90UB926Q-Q1 deserializer has a 31-bit parallel LVCMOS output interface to accommodate the RGB, video control, and audio data.

An adaptive equalizer optimizes the maximum cable reach. EMI is minimized by output SSC generation (SSCG) and enhanced progressive turnon (EPTO) features.
6 Pin Configuration and Functions
## Pin Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NAME</strong></td>
<td><strong>NO.</strong></td>
<td><strong>DESCRIPTION</strong></td>
</tr>
<tr>
<td><strong>LVCMOS PARALLEL INTERFACE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROUT[23:0] / R[7:0], G[7:0], B[7:0]</td>
<td>41, 40, 39, 37, 36, 35, 34, 33, 28, 27, 26, 25, 23, 22, 21, 20, 19, 18, 17, 14, 12, 11, 10, 9</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>HS</td>
<td>8</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>VS</td>
<td>7</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>DE</td>
<td>6</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>PCLK</td>
<td>5</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>I2S_CLK, I2S_WC, I2S_DA</td>
<td>1, 30, 45</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>MCLK</td>
<td>60</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td><strong>OPTIONAL PARALLEL INTERFACE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2S_DB</td>
<td>18</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>GPIO[3:0]</td>
<td>27, 28, 40, 41</td>
<td>I, LVCMOS with pulldown</td>
</tr>
<tr>
<td>GPO_REG[8:4]</td>
<td>1, 30, 45, 18, 19</td>
<td>O, LVCMOS with pulldown</td>
</tr>
<tr>
<td>INTB_IN</td>
<td>16</td>
<td>Input, LVCMOS with pulldown</td>
</tr>
<tr>
<td><strong>OPTIONAL PARALLEL INTERFACE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PDB</td>
<td>59</td>
<td>I, LVCMOS with pulldown</td>
</tr>
<tr>
<td>OEN</td>
<td>31</td>
<td>Input, LVCMOS with pulldown</td>
</tr>
<tr>
<td>OSS_SEL</td>
<td>46</td>
<td>Input, LVCMOS with pulldown</td>
</tr>
</tbody>
</table>
## Pin Functions (continued)

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODE_SEL</td>
<td>15</td>
<td>I, Analog</td>
<td>Device Configuration Select. See Table 9</td>
</tr>
<tr>
<td>IDx</td>
<td>56</td>
<td>I, Analog</td>
<td>I2C Serial Control Bus Device ID Address Select. External pullup to VDD33 is required under all conditions, DO NOT FLOAT. Connect to external pullup and pulldown resistor to create a voltage divider. See Figure 23</td>
</tr>
<tr>
<td>SCL</td>
<td>3</td>
<td>I/O, LVCMOS Open-Drain</td>
<td>I2C Clock Input / Output Interface Must have an external pullup to VDD33, DO NOT FLOAT. Recommended pullup: 4.7 kΩ.</td>
</tr>
<tr>
<td>SDA</td>
<td>2</td>
<td>I/O, LVCMOS Open-Drain</td>
<td>I2C Data Input / Output Interface Must have an external pullup to VDD33, DO NOT FLOAT. Recommended pullup: 4.7 kΩ.</td>
</tr>
<tr>
<td>BISTEN</td>
<td>44</td>
<td>I, LVCMOS with pulldown</td>
<td>BIST Enable Pin 0: BIST Mode is disabled. 1: BIST Mode is enabled.</td>
</tr>
<tr>
<td>BISTC</td>
<td>16</td>
<td>I, LVCMOS with pulldown</td>
<td>BIST Clock Select Shared with INTB_IN 0: PCLK; 1: 33 MHz</td>
</tr>
</tbody>
</table>

### STATUS

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCK</td>
<td>32</td>
<td>O, LVCMOS with pulldown</td>
<td>LOCK Status Output Pin 0: PLL is unlocked, ROUT[23:0]/RGB[7:0], I2S[2:0], HS, VS, DE and PCLK output states are controlled by OEN. May be used as Link Status or Display Enable 1: PLL is locked, outputs are active</td>
</tr>
<tr>
<td>PASS</td>
<td>42</td>
<td>O, LVCMOS with pulldown</td>
<td>PASS Output Pin 0: One or more errors were detected in the received payload 1: ERROR FREE Transmission Leave Open if unused. Route to test point (pad) recommended</td>
</tr>
</tbody>
</table>

### FPD-LINK III SERIAL INTERFACE

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>RIN+</td>
<td>49</td>
<td>I, LVDS</td>
<td>True Input. The interconnection should be AC-coupled to this pin with a 0.1-μF capacitor.</td>
</tr>
<tr>
<td>RIN-</td>
<td>50</td>
<td>I, LVDS</td>
<td>Inverting Input. The interconnection should be AC-coupled to this pin with a 0.1-μF capacitor.</td>
</tr>
<tr>
<td>CMLOUTP</td>
<td>52</td>
<td>O, LVDS</td>
<td>True CML Output Monitor point for equalized differential signal</td>
</tr>
<tr>
<td>CMLOUTN</td>
<td>53</td>
<td>O, LVDS</td>
<td>Inverting CML Output Monitor point for equalized differential signal</td>
</tr>
<tr>
<td>CMF</td>
<td>51</td>
<td>Analog</td>
<td>Common Mode Filter. Connect 0.1-μF capacitor to GND</td>
</tr>
</tbody>
</table>

### POWER AND GROUND

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD33_A, VDD33_B</td>
<td>48, 29</td>
<td>Power</td>
<td>Power to on-chip regulator 3 V – 3.6 V. Requires 4.7 μF to GND at each VDD pin.</td>
</tr>
<tr>
<td>VDDIO</td>
<td>13, 24, 38</td>
<td>Power</td>
<td>LVCALOS I/O Power 1.8 V ±5% OR 3 V – 3.6 V. Requires 4.7 μF to GND at each VDDIO pin.</td>
</tr>
<tr>
<td>GND</td>
<td>DAP</td>
<td>Ground</td>
<td>DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connect to the ground plane (GND) with at least 9 vias.</td>
</tr>
</tbody>
</table>

### REGULATOR CAPACITOR

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAPR12, CAPP12, CAPI2S</td>
<td>55, 57, 58</td>
<td>CAP</td>
<td>Decoupling capacitor connection for on-chip regulator. Requires a 4.7 μF to GND at each CAP pin.</td>
</tr>
<tr>
<td>CAPL12</td>
<td>4</td>
<td>CAP</td>
<td>Decoupling capacitor connection for on-chip regulator. Requires two 4.7 μF to GND at this CAP pin.</td>
</tr>
</tbody>
</table>

### OTHERS

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>I/O, TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>54</td>
<td>NC</td>
<td>No connect. This pin may be left open or tied to any level.</td>
</tr>
<tr>
<td>RES[1:0]</td>
<td>43.47</td>
<td>GND</td>
<td>Reserved - tie to Ground.</td>
</tr>
</tbody>
</table>

(1) The VDD (VDD33 and VDDIO) supply ramp must be faster than 1.5 ms with a monotonic rise.
7 Specifications

7.1 Absolute Maximum Ratings

See\(^{(1)(2)(3)(4)}\)

<table>
<thead>
<tr>
<th>Specification</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage – (V_{DD33})</td>
<td>−0.3</td>
<td>4</td>
<td>V</td>
</tr>
<tr>
<td>Supply voltage – (V_{DDIO})</td>
<td>−0.3</td>
<td>4</td>
<td>V</td>
</tr>
<tr>
<td>LVCMOS I/O voltage</td>
<td>−0.3</td>
<td>((V_{DDIO} + 0.3))</td>
<td>V</td>
</tr>
<tr>
<td>Deserializer input voltage</td>
<td>−0.3</td>
<td>2.75</td>
<td>V</td>
</tr>
<tr>
<td>Junction temperature</td>
<td>150</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Maximum power dissipation capacity at 25°C</td>
<td>(R_{JA})</td>
<td>31</td>
<td>°C/W</td>
</tr>
<tr>
<td></td>
<td>(R_{JC})</td>
<td>2.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>Storage temperature, (T_{stg})</td>
<td>−65</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) The maximum limit \((V_{DDIO} + 0.3)\) V does not apply to the PDB pin during the transition to the power down state (PDB transitioning from HIGH to LOW).

(4) For soldering specifications: see product folder at www.ti.com and Absolute Maximum Ratings for Soldering (SNOA549).

7.2 ESD Ratings

<table>
<thead>
<tr>
<th>Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human-body model (HBM), per AEC Q100-002(^{(1)})</td>
<td>±8000</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM), per AEC Q100-011</td>
<td>±1250</td>
<td>V</td>
</tr>
<tr>
<td>Machine model</td>
<td>±250</td>
<td>V</td>
</tr>
<tr>
<td>(IEC, powered-up only) (R_D = 330\ \Omega, C_S = 150\ pF)</td>
<td>Air Discharge (Pin 49 and 50)</td>
<td>±15000</td>
</tr>
<tr>
<td></td>
<td>Contact Discharge (Pin 49 and 50)</td>
<td>±8000</td>
</tr>
<tr>
<td>(ISO10605SN5), (R_D = 330\ \Omega, C_S = 150\ pF)</td>
<td>Air Discharge (Pin 49 and 50)</td>
<td>±15000</td>
</tr>
<tr>
<td></td>
<td>Contact Discharge (Pin 49 and 50)</td>
<td>±8000</td>
</tr>
<tr>
<td>(ISO10605), (R_D = 2\ k\Omega, C_S = 150 and 330\ pF)</td>
<td>Air Discharge (Pin 49 and 50)</td>
<td>±15000</td>
</tr>
<tr>
<td></td>
<td>Contact Discharge (Pin 49 and 50)</td>
<td>±8000</td>
</tr>
</tbody>
</table>

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Specification</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage ((V_{DDG}))</td>
<td>3</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>LVCMOS supply voltage ((V_{DDIO}))</td>
<td>Connect (V_{DDIO}) to 3.3 V and use 3.3-V IOs</td>
<td>3</td>
<td>3.3</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td>Connect (V_{DDIO}) to 1.8 V and use 1.8-V IOs</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
</tr>
<tr>
<td>Operating free air temperature ((T_A))</td>
<td>−40</td>
<td>25</td>
<td>105</td>
<td>°C</td>
</tr>
<tr>
<td>PCLK frequency</td>
<td>5</td>
<td>85</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Supply noise(^{(1)})</td>
<td>100</td>
<td></td>
<td></td>
<td>mVp-p</td>
</tr>
</tbody>
</table>

(1) Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC-coupled to the \(V_{DD33}\) and \(V_{DDIO}\) supplies with amplitude = 100 mVp-p measured at the device \(V_{DD33}\) and \(V_{DDIO}\) pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 50 MHz. The Des on the other hand shows no error when the noise frequency is less than 50 MHz.
7.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>DS90UB926Q-Q1 NKB (WQFN)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\text{JJA}}$</td>
<td>Junction-to-ambient thermal resistance</td>
<td>26.2</td>
</tr>
<tr>
<td>$R_{\text{JJC(top)}}$</td>
<td>Junction-to-case (top) thermal resistance</td>
<td>8.1</td>
</tr>
<tr>
<td>$R_{\text{JUB}}$</td>
<td>Junction-to-board thermal resistance</td>
<td>5.2</td>
</tr>
<tr>
<td>$\psi_{\text{JT}}$</td>
<td>Junction-to-top characterization parameter</td>
<td>0.1</td>
</tr>
<tr>
<td>$\psi_{\text{JB}}$</td>
<td>Junction-to-board characterization parameter</td>
<td>5.2</td>
</tr>
<tr>
<td>$R_{\text{JJC(bot)}}$</td>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>1.1</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

7.5 DC Electrical Characteristics

over recommended operating supply and temperature ranges unless otherwise specified.(1) (2) (3)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LVCMOS I/O DC SPECIFICATIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{IH}}$</td>
<td>High Level Voltage</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>PDB</td>
<td>2</td>
<td>$V_{\text{DDIO}}$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{\text{IL}}$</td>
<td>Low Level Input</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>GND</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$I_{\text{IN}}$</td>
<td>Input Current</td>
<td>$V_{\text{IN}} = 0$ V or $V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$-10$ $\pm 1$ $10$ μA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{IH}}$</td>
<td>High Level Input Voltage</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>0.65 $V_{\text{DDIO}}$</td>
<td>$V_{\text{DDIO}}$</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{IL}}$</td>
<td>Low Level Input Voltage</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>OEN, OSS_SEL, BISTEN, BISTC / INTB_IN, GPIO[3:0]</td>
<td>GND</td>
<td>0.8 V</td>
</tr>
<tr>
<td>$I_{\text{IN}}$</td>
<td>Input Current</td>
<td>$V_{\text{IN}} = 0$ V or $V_{\text{DDIO}}$</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>$-10$ $\pm 1$ $10$ μA</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{OH}}$</td>
<td>High Level Output Voltage</td>
<td>$I_{\text{OH}} = -4$ mA</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>ROUT[23:0], HS, VS, DE, PCLK, LOCK, PASS, MCLK, I2S_CLK, I2S_DA, I2S_DB, GPO_REG[8:4]</td>
<td>2.4 $V_{\text{DDIO}}$</td>
</tr>
<tr>
<td>$V_{\text{OL}}$</td>
<td>Low Level Output Voltage</td>
<td>$I_{\text{OL}} = 4$ mA</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>GND</td>
<td>0.4 V</td>
</tr>
<tr>
<td>$I_{\text{OS}}$</td>
<td>Output Short Circuit Current</td>
<td>$V_{\text{OUT}} = 0$ V</td>
<td>$V_{\text{DDIO}} = 3$ to $3.6$ V</td>
<td>$V_{\text{DDIO}} = 1.71$ to $1.89$ V</td>
<td>GND</td>
<td>0.35 V</td>
</tr>
<tr>
<td>$I_{\text{OZ}}$</td>
<td>Tri-state Output Current</td>
<td>$V_{\text{OUT}} = 0$ V or $V_{\text{DDIO}}$, PDB = L</td>
<td>$-60$</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(2) Typical values represent most likely parametric norms at $V_{\text{DD}} = 3.3$ V, $T_{\text{A}} = 25^\circ$C, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

(3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except $V_{\text{OD}}$ and Δ$V_{\text{OD}}$, which are differential voltages.
## DC Electrical Characteristics (continued)

over recommended operating supply and temperature ranges unless otherwise specified\(^{(1)}\) (2) (3)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPD-LINK III CML RECEIVER INPUT DC SPECIFICATIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{TH})</td>
<td>Differential Threshold High Voltage (V_{CM} = 2.5) V (Internal (V_{BIAS}))</td>
<td>RIN+, RIN−</td>
<td></td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>(V_{TL})</td>
<td>Differential Threshold Low Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>(V_{CM})</td>
<td>Differential Common-mode Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(R_T)</td>
<td>Internal Termination Resistor - Differential</td>
<td></td>
<td>80</td>
<td>100</td>
<td>120</td>
<td>Ω</td>
</tr>
<tr>
<td><strong>CML MONITOR DRIVER OUTPUT DC SPECIFICATIONS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{ODp-p})</td>
<td>Differential Output Voltage (R_L = 100) Ω</td>
<td>CMLOUTP, CMLOUTN</td>
<td>360</td>
<td></td>
<td></td>
<td>mVp-p</td>
</tr>
<tr>
<td><strong>SUPPLY CURRENT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_{DD1})</td>
<td>Supply Current (includes load current) (f = 85) MHz</td>
<td>(C_L = 12) pF, Checker Board Pattern (Figure 1)</td>
<td>(V_{DD33} = 3.6) V</td>
<td>(V_{DD33})</td>
<td>125</td>
<td>145</td>
</tr>
<tr>
<td>(I_{DD1O1})</td>
<td></td>
<td></td>
<td>(V_{DDIO} = 3.6) V</td>
<td>(V_{DDIO})</td>
<td>110</td>
<td>118</td>
</tr>
<tr>
<td>(I_{DD1O2})</td>
<td>Supply Current (includes load current) (f = 85) MHz</td>
<td>(C_L = 4) pF, Checker Board Pattern (Figure 1)</td>
<td>(V_{DD33} = 3.6) V</td>
<td>(V_{DD33})</td>
<td>125</td>
<td>145</td>
</tr>
<tr>
<td>(I_{DD1O2})</td>
<td></td>
<td></td>
<td>(V_{DDIO} = 3.6) V</td>
<td>(V_{DDIO})</td>
<td>75</td>
<td>85</td>
</tr>
<tr>
<td>(I_{DDS})</td>
<td>Supply Current Sleep Mode</td>
<td>Without Input Serial Stream</td>
<td>(V_{DD33} = 3.6) V</td>
<td>(V_{DD33})</td>
<td>90</td>
<td>115</td>
</tr>
<tr>
<td>(I_{DDIO5})</td>
<td></td>
<td></td>
<td>(V_{DDIO} = 3.6) V</td>
<td>(V_{DDIO})</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>(I_{DD2})</td>
<td>Supply Current Power Down</td>
<td>PDB = L, All LVCMOS inputs are floating or tied to GND</td>
<td>(V_{DD33} = 3.6) V</td>
<td>(V_{DD33})</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>(I_{DD1O2})</td>
<td></td>
<td></td>
<td>(V_{DDIO} = 1.89) V</td>
<td>(V_{DDIO})</td>
<td>2</td>
<td>10</td>
</tr>
</tbody>
</table>
7.6 AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.\(^{(1)}\) \(^{(2)}\) \(^{(3)}\)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIO BIT RATE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B(_R)</td>
<td>Forward Channel Bit Rate</td>
<td>See(^{(4)}(5))</td>
<td>(f = 5) to (85) MHz, GPIO[3:0]</td>
<td>0.25 (\times f)</td>
<td>Mbps</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Back Channel Bit Rate</td>
<td></td>
<td>&gt;50</td>
<td>&gt;75</td>
<td>kbps</td>
<td></td>
</tr>
<tr>
<td>CML MONITOR DRIVER OUTPUT AC SPECIFICATIONS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(E_W)</td>
<td>Differential Output Eye Opening Width(^{(6)})</td>
<td>(R_L = 100) (\Omega), Jitter Freq &gt; (f / 40) (Figure 2)(^{(4)}(5))</td>
<td>CMLOUTP, CMLOUTN, (f = 85) MHz</td>
<td>0.3</td>
<td>0.4</td>
<td>UI</td>
</tr>
<tr>
<td>(E_H)</td>
<td>Differential Output Eye Height</td>
<td></td>
<td></td>
<td>200</td>
<td>300</td>
<td>mV</td>
</tr>
<tr>
<td>BIST MODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{PASS})</td>
<td>BIST PASS Valid Time BISTEN = H (Figure 8)(^{(4)}(5))</td>
<td>PASS</td>
<td></td>
<td>800</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>SSCG MODE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(f_{DEV})</td>
<td>Spread Spectrum Clocking Deviation Frequency</td>
<td>See Figure 14, Table 1, Table 2 (^{(4)}(5))</td>
<td>(f = 85) MHz, SSCG = ON</td>
<td>(\pm 0.5)%</td>
<td>(\pm 2.5)%</td>
<td></td>
</tr>
<tr>
<td>(f_{MOD})</td>
<td>Spread Spectrum Clocking Modulation Frequency</td>
<td></td>
<td></td>
<td>8</td>
<td>100</td>
<td>kHz</td>
</tr>
</tbody>
</table>

\(^{(1)}\) The Electrical Characteristics tables list ensured specifications under the listed in Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

\(^{(2)}\) Typical values represent most likely parametric norms at \(V_{DD} = 3.3\) V, \(T_A = 25\) °C, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

\(^{(3)}\) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except \(V_{DD}\) and \(\Delta V_{DD}\), which are differential voltages.

\(^{(4)}\) Specification is ensured by characterization and is not tested in production.

\(^{(5)}\) Specification is ensured by design and is not tested in production.

\(^{(6)}\) UI – Unit Interval is equivalent to one serialized data bit width (1UI = 1 / 35 * PCLK). The UI scales with PCLK frequency.
### 7.7 DC and AC Serial Control Bus Characteristics

Over 3.3-V supply and temperature ranges unless otherwise specified.\(^{(1)}\)\(^{(2)}\)\(^{(3)}\)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IH})</td>
<td>Input High Level SDA and SCL</td>
<td>(0.7 \times V_{DD33})</td>
<td>(V_{DD33})</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IL})</td>
<td>Input Low Level Voltage SDA and SCL</td>
<td>(0.3 \times V_{DD33})</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{HY})</td>
<td>Input Hysteresis SDA, IOL = 1.25 mA</td>
<td>GND</td>
<td></td>
<td>&gt; 50</td>
<td>mV</td>
</tr>
<tr>
<td>(V_{OH})</td>
<td>SDA or SCL, (V_{IN} = V_{DD33}) or GND</td>
<td>0</td>
<td>0.36</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(I_{in})</td>
<td>SDA RiseTime – READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>–10</td>
<td>10</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>(t_{R})</td>
<td>SDA Fall Time – READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>430</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{S})</td>
<td>Setup Time — READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>615</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(C_{in})</td>
<td>Input Capacitance SDA or SCL</td>
<td>50</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(2) Typical values represent most likely parametric norms at \(V_{DD} = 3.3\, \text{V}, T_{A} = 25^\circ\text{C}\), and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

(3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except \(V_{OD}\) and \(\Delta V_{OD}\), which are differential voltages.

### 7.8 Timing Requirements

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{R})</td>
<td>SDA RiseTime – READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>430</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{F})</td>
<td>SDA Fall Time – READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{S})</td>
<td>Setup Time — READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>615</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{H})</td>
<td>Holdup Time — READ SDA, (R_{PU} = 10, \text{kΩ}, C_{b} \leq 400, \text{pF}) (Figure 9)</td>
<td>560</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{S})</td>
<td>Input Filter SDA or SCL</td>
<td>50</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

Copyright © 2012–2017, Texas Instruments Incorporated
7.9 Timing Requirements for the Serial Control Bus

Over 3.3-V supply and temperature ranges unless otherwise specified.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{SCL}$ SCL Clock Frequency</td>
<td>Standard Mode</td>
<td></td>
<td>0</td>
<td>100</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0</td>
<td>400</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>$t_{LOW}$ SCL Low Period</td>
<td>Standard Mode</td>
<td></td>
<td>4.7</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>1.3</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{HIGH}$ SCL High Period</td>
<td>Standard Mode</td>
<td></td>
<td>4</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0.6</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{HD;STA}$ Hold time for a start or a repeated start condition (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>4</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0.6</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{SU;STA}$ Setup time for a start or a repeated start condition (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>4.7</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0.6</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{HD;DAT}$ Data Hold Time (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>0</td>
<td>3.45</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0</td>
<td>0.9</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{SU;DAT}$ Data Setup Time (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>100</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{SU;STO}$ Setup Time for STOP Condition (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>4</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>0.6</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{BUF}$ Bus Free Time between STOP and START (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>4.7</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>1.3</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>$t_{f}$ SCL and SDA Rise Time (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>1000</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fast Mode</td>
<td></td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{f}$ SCL and SDA Fall Time (Figure 9)</td>
<td>Standard Mode</td>
<td></td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

7.10 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{RCP}$ PCLK Output Period</td>
<td>$t_{RCP} = t_{TCP}$</td>
<td>PCLK</td>
<td>11.76</td>
<td>T</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>45%</td>
<td>50%</td>
<td>55%</td>
</tr>
<tr>
<td>$t_{DC}$ PCLK Output Duty Cycle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{CLH}$ LVCMOS Low-to-High Transition Time (Figure 3)</td>
<td>V_DDIO = 1.71 to 1.89 V, $C_L = 12$ pF</td>
<td></td>
<td>2</td>
<td>3</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>V_DDIO = 3 to 3.6 V, $C_L = 12$ pF</td>
<td></td>
<td>2</td>
<td>3</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CHL}$ LVCMOS High-to-Low Transition Time (Figure 3)</td>
<td>V_DDIO = 1.71 to 1.89 V, $C_L = 12$ pF</td>
<td></td>
<td>2</td>
<td>3</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>V_DDIO = 3 to 3.6 V, $C_L = 12$ pF</td>
<td></td>
<td>2</td>
<td>3</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{ROS}$ Data Valid before PCLK – Setup Time SSCG = OFF (Figure 6)</td>
<td>V_DDIO = 1.71 to 1.89 V, $C_L = 12$ pF</td>
<td>ROUT[23:0], HS, VS, DE, PCLK, LOCK, PASS, MCLK, I2S_CLK, I2S_DA, I2S_DB</td>
<td>2.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>V_DDIO = 3 to 3.6 V, $C_L = 12$ pF</td>
<td></td>
<td>2.2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{ROH}$ Data Valid after PCLK – Hold Time SSCG = OFF (Figure 6)</td>
<td>V_DDIO = 1.71 to 1.89 V, $C_L = 12$ pF</td>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>V_DDIO = 3 to 3.6 V, $C_L = 12$ pF</td>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>PIN/FREQ.</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{\text{XZ}} )</td>
<td>Active to OFF Delay (Figure 5)(1)</td>
<td>OEN = L, OSS_SEL = H</td>
<td>ROUT[23:0]</td>
<td>10 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>HS, VS, DE, PCLK, LOCK, PASS</td>
<td>15 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MCLK, I2S_CLK, I2S_DA, I2S_DB</td>
<td>60 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{DL}} )</td>
<td>Lock Time (Figure 5)(1)(2)(3)</td>
<td>SSCG = OFF</td>
<td>f = 5 to 85MHz</td>
<td>5 ns</td>
<td>40 ns</td>
<td></td>
</tr>
<tr>
<td>( t_{\text{D}} )</td>
<td>Delay – Latency(1)(2)</td>
<td>f = 5 to 85MHz</td>
<td>147*T ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{DJ}} )</td>
<td>Cycle-to-Cycle Jitter(1)(2)</td>
<td>SSCG = OFF</td>
<td>f = 5 to &lt;15 MHz</td>
<td>0.5 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>f = 15 to 85 MHz</td>
<td>0.2 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>I2S_CLK = 1 to 12.2MHz</td>
<td>±2 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{ONS}} )</td>
<td>Data Valid After OEN = H SetupTime (Figure 7)(1)(2)</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>50 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>50 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{ONH}} )</td>
<td>Data Tri-State After OEN = L SetupTime (Figure 7)(1)(2)</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>ROUT[23:0], HS, VS, DE, PCLK, MCLK, I2S_CLK, I2S_DA, I2S_DB</td>
<td>50 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>50 ns</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{SES}} )</td>
<td>Data Tri-State after OSS_SEL = H, Setup Time (Figure 7)(1)(2)</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>5 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>5 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{\text{SEH}} )</td>
<td>Data to Low after OSS_SEL = L Setup Time (Figure 7)(1)(2)</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>VDDIO = 1.71 to 1.89 V, CL = 12 pF</td>
<td>5 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>VDDIO = 3 to 3.6 V, CL = 12 pF</td>
<td>5 ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Specification is ensured by characterization and is not tested in production.
(2) Specification is ensured by design and is not tested in production.
(3) \( t_{\text{DL}} \) is the time required by the device to obtain lock when exiting power-down state with an active serial stream.

### 7.11 Timing Diagrams

![Figure 1. Checker Board Data Pattern](image-url)
Timing Diagrams (continued)

Figure 2. CML Output Driver

Figure 3. LVCMOS Transition Times

Figure 4. Delay - Latency

Figure 5. PLL Lock Times and PDB Tri-State Delay
Timing Diagrams (continued)

Figure 6. Output Data Valid (Setup and Hold) Times With SSCG = Off

Figure 7. Output State (Setup and Hold) Times

Figure 8. BIST PASS Waveform
Timing Diagrams (continued)

![Timing Diagram](image_url)

Figure 9. Serial Control Bus Timing Diagram

7.12 Typical Characteristics

Note: On the rising edge of each clock period, the CML driver outputs a low Stop bit, high Start bit, and 33 DC-scrambled data bits.

![Serializer CML Driver Output](image_url)

Figure 10. Serializer CML Driver Output With 78-MHZ TX Pixel Clock

![Comparison of Deserializer LVCMOS RX PCLK](image_url)

Figure 11. Comparison of Deserializer LVCMOS RX PCLK Output Locked to a 78-MHZ TX PCLK
8 Detailed Description

8.1 Overview

The DS90UB926Q-Q1 deserializer receives 35 bits of data over a single serial FPD-Link III pair operating up to 2.975-Gbps application payload. The serial stream contains an embedded clock, video control signals, and the DC-balanced video data and audio data which enhance signal quality to support AC coupling.

The DS90UB926Q-Q1 deserializer attains lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The deserializer also synchronizes to the serializer regardless of the data pattern, delivering true automatic plug and lock performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The deserializer recovers the clock and data by extracting the embedded clock information, validating then deserializing the incoming data stream. The recovered parallel LVCMOS video bus is then provided to the display. The deserializer is intended for use with the DS90UB925Q-Q1 serializer, but is also backward-compatible with DS90UR905Q or DS90UR907Q FPD-Link II serializer.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 High-Speed Forward Channel Data Transfer

The High-Speed Forward Channel (HS_FC) is composed of 35 bits of data containing DIN[23:0] or RGB[7:0] or YUV data, sync signals, I2C, and I2S audio transmitted from Serializer to Deserializer. Figure 12 shows the serial stream per PCLK cycle. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized, balanced, and scrambled.

![Figure 12. FPD-Link III Serial Stream](image-url)
Feature Description (continued)

The device supports clocks in the range of 5 MHz to 85 MHz. The application payload rate is 2.975 Gbps maximum (175 Mbps minimum) with the actual line rate of 2.975 Gbps maximum and 525 Mbps minimum.

8.3.2 Low-Speed Back Channel Data Transfer

The low-speed backward channel (LS_BC) of the DS90UB926Q-Q1 provides bidirectional communication between the display and host processor. The information is carried back from theDeserializer to the Serializer per serial symbol. The back channel control data is transferred over the single serial link along with the high-speed forward data, DC balance coding and embedded clock information. This architecture provides a backward path across the serial link together with a high-speed forward channel. The back channel contains the I2C, CRC, and 4 bits of standard GPIO information with 10-Mbps line rate.

8.3.3 Backward-Compatible Mode

The DS90UB926Q-Q1 is also backward-compatible to DS90UR905Q and DS90UR907Q FPD Link II serializers at 15- to 65-MHz pixel clock frequencies. It receives 28 bits of data over a single serial FPD-Link II pair operating at the line rate of 420 Mbps to 1.82 Gbps. This backward-compatible mode is provided through the MODE_SEL pin (Table 9) or the configuration register (Table 11). In this mode, the minimum PCLK frequency is 15 MHz.

8.3.4 Input Equalization Gain

FPD-Link III input adaptive equalizer provides compensation for transmission medium losses and reduces the medium-induced deterministic jitter. It equalizes up to 10 meter STP cables with 3 connection breaks at maximum serialized stream payload rate of 2.975 Gbps.

8.3.5 Common-Mode Filter Pin (CMF)

The deserializer provides access to the center tap of the internal termination. A capacitor must be placed on this pin for additional common-mode filtering of the differential pair. This can be useful in high noise environments for additional noise rejection capability. A 0.1-μF capacitor has to be connected to this pin to Ground.

8.3.6 Video Control Signal Filter

When operating the devices in Normal Mode, the Video Control Signals (DE, HS, VS) have the following restrictions:

- Normal Mode with Control Signal Filter Enabled: DE and HS — Only 2 transitions per 130 clock cycles are transmitted, the transition pulse must be 3 PCLK or longer.
- Normal Mode with Control Signal Filter Disabled: DE and HS — Only 2 transitions per 130 clock cycles are transmitted, no restriction on minimum transition pulse.
- VS — Only 1 transition per 130 clock cycles are transmitted, minimum pulse width is 130 clock cycles.

Video Control Signals are defined as low frequency signals with limited transitions. Glitches of a control signal can cause a visual display error. This feature allows for the chipset to validate and filter out any high-frequency noise on the control signals. See Figure 13.
Feature Description (continued)

![Diagram showing video control signal filter waveform]

Figure 13. Video Control Signal Filter Waveform

8.3.7 EMI Reduction Features

8.3.7.1 Spread Spectrum Clock Generation (SSCG)

The DS90UB926Q-Q1 provides an internally generated spread-spectrum clock (SSCG) to modulate its outputs. Both clock and data outputs are modulated. This will aid in lowering system EMI. Output SSCG deviations to ±2.5% (5% total) at up to 100-kHz modulations are available. This feature may be controlled by register. See Table 1, Table 2, and Table 11. Do not enable the SSCG feature if the source PCLK into the SER has a clock with spread spectrum already.

![Diagram showing SSCG waveform]

Figure 14. SSCG Waveform

Table 1. SSCG Configuration

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>±0.9</td>
<td>PCLK / 2168</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>±1.2</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>±1.9</td>
<td>PCLK / 1300</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>±2.5</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>±0.7</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>±1.3</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>±2</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>±2.5</td>
<td></td>
</tr>
</tbody>
</table>
### Table 2. SSCG Configuration
<table>
<thead>
<tr>
<th>SSCG CONFIGURATION (0x2C) LFMODE = H (5 to &lt;15 MHz)</th>
<th>SPREAD SPECTRUM OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSC[2] L</td>
<td>SSC[1] L</td>
</tr>
<tr>
<td>L</td>
<td>5</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

#### 8.3.8 Enhanced Progressive Turnon (EPTO)

The deserializer LVCMOS parallel outputs timing are delayed. Groups of 8-bit R, G and B outputs switch in a different time. This minimizes the number of outputs switching simultaneously and helps to reduce supply noise. In addition, it spreads the noise spectrum out reducing overall EMI.

#### 8.3.9 LVCMOS VDDIO Option

The deserializer parallel bus can operate with 1.8-V or 3.3-V levels (VDDIO) for target (display) compatibility. The 1.8-V levels offers a lower noise (EMI) and also a system power savings.

#### 8.3.10 Power Down (PDB)

The Serializer has a PDB input pin to ENABLE or POWER DOWN the device. This pin can be controlled by the host or through the VDDIO, where VDDIO = 3 V to 3.6 V or VDD33. To save power disable the link when the display is not needed (PDB = LOW). When the pin is driven by the host, make sure to release it after VDD33 and VDDIO have reached final levels; no external components are required. In the case of driven by the VDDIO = 3 V to 3.6 V or VDD33 directly, a 10-kΩ resistor to the VDDIO = 3 V to 3.6 V or VDD33, and a > 10-µF capacitor to the ground are required (see Figure 24).

#### 8.3.11 Stop Stream Sleep

The deserializer enters a low power SLEEP state when the input serial stream is stopped. A STOP condition is detected when the embedded clock bits are not present. When the serial stream starts again, the deserializer then locks to the incoming signal and recover the data.

**NOTE**

In STOP STREAM SLEEP, the Serial Control Bus Registers values are retained.

#### 8.3.12 Serial Link Fault Detect

The serial link fault detection is able to detect any of following 7 conditions

1. cable open
2. + to – short
3. + short to GND
4. - short to GND
5. + short to battery
6. - short to battery
7. cable is linked incorrectly

If any one of the fault conditions occurs, The Link Detect Status is 0 (cable is not detected) on the Serial Control Bus Register bit 0 of address 0x1C Table 11. The link errors can be monitored though Link Error Count of the Serial Control Bus Register bit [4:0] of address 0x41 Table 11.
8.3.13 Oscillator Output

The deserializer provides an optional PCLK output when the input clock (serial stream) has been lost. This is based on an internal oscillator. The frequency of the oscillator may be selected. This feature is controlled by register Address 0x02, bit 5 (OSC Clock Enable). See Table 11.

8.3.14 Pixel Clock Edge Select (RFB)

The RFB determines the edge that the data is strobed on. If RFB is High (1), output data is strobed on the Rising edge of the PCLK. If RFB is Low ('0'), data is strobed on the Falling edge of the PCLK. This allows for interoperability with downstream devices. The deserializer output does not need to use the same edge as the Serial input. This feature may be controlled by register. See Table 11.

8.3.15 Image Enhancement Features

Several image enhancement features are provided. White balance LUTs allow the user to define and target the color temperature of the display. Adaptive Hi-FRC dithering enables the presentation of “true-color” images on an 18-bit color display.

8.3.15.1 White Balance

The white balance feature enables similar display appearance when using LCDs from different vendors. It compensates for native color temperature of the display, and adjusts relative intensities of R, G, and B to maintain specified color temperature. Programmable control registers are used to define the contents of three LUTs (8-bit color value for red, green and blue) for the white balance feature. The LUTs map input RGB values to new output RGB values. There are three LUTs, one LUT for each color. Each LUT contains 256 entries, 8 bits per entry with a total size of 6144 bits (3 x 256 x 8). All entries are readable and writable. Calibrated values are loaded into registers through the I2C interface (deserializer is a slave device). This feature may also be applied to lower color depth applications such as 18-bit (666) and 16-bit (565). White balance is enabled and configured through the serial control bus register.

8.3.15.1.1 LUT Contents

The user must define and load the contents of the LUT for each color (R,G, and B). Regardless of the color depth being driven (888, 666, 656), the user must always provide contents for 3 complete LUTs - 256 colors x 8 bits x 3 tables. Unused bits - LSBs - shall be set to 0 by the user.

When 24-bit (888) input data is being driven to a 24-bit display, each LUT (R, G and B) must contain 256 unique 8-bit entries. The 8-bit white balanced data is then available at the output of the DS90UB926Q-Q1 deserializer, and driven to the display.

When 18-bit (666) input data is being driven to an 18-bit display, the white balance feature may be used in one of two ways. First, simply load each LUT with 256, 8-bit entries. Each 8-bit entry is a 6-bit value (6 MSBs) with the 2 LSBs set to 00. Thus as total of 64 unique 6-bit white balance output values are available for each color (R, G, and B). The 6-bit white balanced data is available at the output of the DS90UB926Q-Q1 deserializer, and driven directly to the display.

Alternatively, with 6-bit input data the user may choose to load complete 8-bit values into each LUT. This mode of operation provides the user with finer resolution at the LUT output to more closely achieve the desired white point of the calibrated display. Although 8-bit data is loaded, only 64 unique 8-bit white balance output values are available for each color (R, G, and B). The result is 8-bit white balanced data. Before driving to the output of the deserializer, the 8-bit data must be reduced to 6-bit with an FRC dithering function. To operate in this mode, the user must configure the DS90UB926Q-Q1 to enable the FRC2 function.

Examples of the three types of LUT configurations described are shown in Figure 15.
8.3.15.1.2 Enabling White Balance

The user must load all 3 LUTs prior to enabling the white balance feature. The following sequence must be followed by the user.

To initialize white balance after power-on (Table 3):

1. Load contents of all 3 LUTs. This requires a sequential loading of LUTs - first RED, second GREEN, third BLUE. 256, 8-bit entries must be loaded to each LUT. Page registers must be set to select each LUT.

2. Enable white balance

By default, the LUT data may not be reloaded after initialization at power-on.

An option does exist to allow LUT reloading after power-on and initial LUT loading (as described above). This option may only be used after enabling the white balance reload feature through the associated serial control bus register. In this mode the LUTs may be reloaded by the master controller through the I2C. This provides the user with the flexibility to refresh LUTs periodically, or upon system requirements to change to a new set of LUT values. The host controller loads the updated LUT values through the serial bus interface. There is no need to disable the white balance feature while reloading the LUT data. Refreshing the white balance to the new set of LUT data will be seamless - no interruption of displayed data.

It is important to note that initial loading of LUT values requires that all 3 LUTs be loaded sequentially. When reloading, partial LUT updates may be made.

<table>
<thead>
<tr>
<th>Gray level</th>
<th>Data Out (8 bits)</th>
<th>Gray level</th>
<th>Data Out (8 bits)</th>
<th>Gray level</th>
<th>Data Out (8 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00000000b</td>
<td>0</td>
<td>00000000b</td>
<td>0</td>
<td>00000000b</td>
</tr>
<tr>
<td>1</td>
<td>00000001b</td>
<td>1</td>
<td>N/A</td>
<td>1</td>
<td>N/A</td>
</tr>
<tr>
<td>2</td>
<td>00000011b</td>
<td>2</td>
<td>N/A</td>
<td>2</td>
<td>N/A</td>
</tr>
<tr>
<td>3</td>
<td>00000011b</td>
<td>3</td>
<td>N/A</td>
<td>3</td>
<td>N/A</td>
</tr>
<tr>
<td>4</td>
<td>00000110b</td>
<td>4</td>
<td>N/A</td>
<td>4</td>
<td>N/A</td>
</tr>
<tr>
<td>5</td>
<td>00000110b</td>
<td>5</td>
<td>N/A</td>
<td>5</td>
<td>N/A</td>
</tr>
<tr>
<td>6</td>
<td>00000111b</td>
<td>6</td>
<td>N/A</td>
<td>6</td>
<td>N/A</td>
</tr>
<tr>
<td>7</td>
<td>00000111b</td>
<td>7</td>
<td>N/A</td>
<td>7</td>
<td>N/A</td>
</tr>
<tr>
<td>8</td>
<td>00001000b</td>
<td>8</td>
<td>00001000b</td>
<td>8</td>
<td>00001011b</td>
</tr>
<tr>
<td>9</td>
<td>00001010b</td>
<td>9</td>
<td>N/A</td>
<td>9</td>
<td>N/A</td>
</tr>
<tr>
<td>10</td>
<td>00001011b</td>
<td>10</td>
<td>N/A</td>
<td>10</td>
<td>N/A</td>
</tr>
<tr>
<td>11</td>
<td>00001011b</td>
<td>11</td>
<td>N/A</td>
<td>11</td>
<td>N/A</td>
</tr>
<tr>
<td>248</td>
<td>11111010b</td>
<td>248</td>
<td>11111010b</td>
<td>248</td>
<td>11111010b</td>
</tr>
<tr>
<td>249</td>
<td>11111010b</td>
<td>249</td>
<td>N/A</td>
<td>249</td>
<td>N/A</td>
</tr>
<tr>
<td>250</td>
<td>11111010b</td>
<td>250</td>
<td>N/A</td>
<td>250</td>
<td>N/A</td>
</tr>
<tr>
<td>251</td>
<td>11111010b</td>
<td>251</td>
<td>N/A</td>
<td>251</td>
<td>N/A</td>
</tr>
<tr>
<td>252</td>
<td>11111100b</td>
<td>252</td>
<td>11111100b</td>
<td>252</td>
<td>11111111b</td>
</tr>
<tr>
<td>253</td>
<td>11111101b</td>
<td>253</td>
<td>N/A</td>
<td>253</td>
<td>N/A</td>
</tr>
<tr>
<td>254</td>
<td>11111101b</td>
<td>254</td>
<td>N/A</td>
<td>254</td>
<td>N/A</td>
</tr>
<tr>
<td>255</td>
<td>11111111b</td>
<td>255</td>
<td>N/A</td>
<td>255</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Figure 15. White Balance LUT Configurations
Table 3. White Balance Register Table

<table>
<thead>
<tr>
<th>PAGE (dec)</th>
<th>ADD (hex)</th>
<th>REGISTER NAME</th>
<th>BIT(s)</th>
<th>ACCES S</th>
<th>DEFAULT (hex)</th>
<th>FUNCTION</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>42</td>
<td>0x2A</td>
<td>7:6</td>
<td>RW</td>
<td>0x00</td>
<td>Page Setting</td>
<td>00: Configuration Registers 01: Red LUT 10: Green LUT 11: Blue LUT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td>0</td>
<td>RW</td>
<td>N/A</td>
<td>White Balance Enable</td>
<td>0: White Balance Disable 1: White Balance Enable</td>
</tr>
<tr>
<td>1</td>
<td>0 – 255</td>
<td>00 – FF</td>
<td>FF:0</td>
<td>RW</td>
<td>N/A</td>
<td>Red LUT</td>
<td>256 8-bit entries to be applied to the Red subpixel data</td>
</tr>
<tr>
<td>2</td>
<td>0 – 255</td>
<td>00 – FF</td>
<td>FF:0</td>
<td>RW</td>
<td>N/A</td>
<td>Green LUT</td>
<td>256 8-bit entries to be applied to the Green subpixel data</td>
</tr>
<tr>
<td>3</td>
<td>0 – 255</td>
<td>00 – FF</td>
<td>FF:0</td>
<td>RW</td>
<td>N/A</td>
<td>Blue LUT</td>
<td>256 8-bit entries to be applied to the Blue subpixel data</td>
</tr>
</tbody>
</table>

8.3.15.2 Adaptive HI-FRC Dithering

The adaptive FRC dithering feature delivers product-differentiating image quality. It reduces 24-bit RGB (8 bits per sub-pixel) to 18-bit RGB (6 bits per sub-pixel), smoothing color gradients, and allowing the flexibility to use lower cost 18-bit displays. Frame Rate Control (FRC) dithering is a method to emulate “missing” colors on a lower color depth LCD display by changing the pixel color slightly with every frame. FRC is achieved by controlling on and off pixels over multiple frames (Temporal). Static dithering regulates the number of on and off pixels in a small defined pixel group (Spatial). The FRC module includes both Temporal and Spatial methods and also Hi-FRC. Conventional FRC can display only 16,194,277 colors with 6-bit RGB source. “Hi-FRC” enables full (16,777,216) color on an 18-bit LCD panel. The “adaptive” FRC module also includes input pixel detection to apply specific Spatial dithering methods for smoother gray level transitions. When enabled, the lower LSBs of each RGB output are not active; only 18-bit data (6 bits per R,G and B) are driven to the display. This feature is enabled through the serial control bus register.

Two FRC functional blocks are available, and may be independently enabled. FRC1 precedes the white balance LUT, and is intended to be used when 24-bit data is being driven to an 18-bit display with a white balance LUT that is calibrated for an 18-bit data source. The second FRC block, FRC2, follows the white balance block and is intended to be used when fine adjustment of color temperature is required on an 18-bit color display, or when a 24-bit source drives an 18-bit display with a white balance LUT calibrated for 24-bit source data.

For proper operation of the FRC dithering feature, the user must provide a description of the display timing control signals. The timing mode, “sync mode” (HS, VS) or “DE only” must be specified, along with the active polarity of the timing control signals. All this information is entered to DS90UB926Q-Q1 control registers through the serial bus interface.

Adaptive Hi-FRC dithering consists of several components. Initially, the incoming 8-bit data is expanded to 9-bit data. This allows the effective dithered result to support a total of 16.7 million colors. The incoming 9-bit data is evaluated, and one of four possible algorithms is selected. The majority of incoming data sequences are supported by the default dithering algorithm. Certain incoming data patterns (black/white pixel, full on/off sub-pixel) require special algorithms designed to eliminate visual artifacts associated with these specific gray level transitions. Three algorithms are defined to support these critical transitions.

An example of the default dithering algorithm is illustrated in Figure 16. The 1 or 0 value shown in the table describes whether the 6-bit value is increased by 1 (1) or left unchanged (0). In this case, the 3 truncated LSBs are 001.
8.3.16 Internal Pattern Generation

The DS90UB926Q-Q1 serializer supports the internal pattern generation feature. It allows basic testing and debugging of an integrated panel. The test patterns are simple and repetitive and allow for a quick visual verification of panel operation. As long as the device is not in power-down mode, the test pattern will be displayed even if no parallel input is applied. If no PCLK is received, the test pattern can be configured to use a programmed oscillator frequency. For detailed information, refer to AN-2198 Exploring the Internal Test Pattern Generation Feature of 720p FPD-Link III Devices (SNLA132).
8.3.17 Built-In Self Test (BIST)

An optional at-speed built-in self test (BIST) feature supports the testing of the high speed serial link and the low-speed back channel. This is useful in the prototype stage, equipment production, in-system test, and also for system diagnostics.

NOTE

BIST is not available in backward-compatible mode.

8.3.17.1 BIST Configuration and Status

The BIST mode is enabled at the deserializer by the pin select (Pin 44 BISTEN and Pin 16 BISTC) or configuration register (Table 11) through the deserializer. When LFMODE = 0, the pin-based configuration defaults to external PCLK or 33-MHz internal oscillator clock (OSC) frequency. In the absence of PCLK, the user can select the desired OSC frequency (default 33 MHz or 25 MHz) through the register bit. When LFMODE = 1, the pin based configuration defaults to external PCLK or 12.5MHz MHz internal oscillator clock (OSC) frequency.

When BISTEN of the deserializer is high, the BIST mode enable information is sent to the serializer through the Back Channel. The serializer outputs a test pattern and drives the link at speed. The deserializer detects the test pattern and monitors it for errors. The PASS output pin toggles to flag any payloads that are received with 1 to 35 bit errors.

The BIST status is monitored real time on PASS pin. The result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the deserializer BISTEN pin. This BIST feature also contains a Link Error Count and a Lock Status. If the connection of the serial link is broken, then the link error count is shown in the register. When the PLL of the deserializer is locked or unlocked, the lock status can be read in the register. See Table 11.

8.3.17.1.1 Sample BIST Sequence

See Figure 17 for the BIST mode flow diagram.

1. For the DS90UB925Q-Q1 and DS90UB926Q-Q1 FPD-Link III chipset, BIST Mode is enabled through the BISTEN pin of DS90UB926Q-Q1 FPD-Link III deserializer. The desired clock source is selected through BISTC pin.

2. The DS90UB925Q-Q1 serializer is woken up through the back channel if it is not already on. The all zero pattern on the data pins is sent through the FPD-Link III to the deserializer. Once the serializer and the deserializer are in BIST mode and the deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking the data stream. If an error in the payload (1 to 35) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

3. To Stop the BIST mode, the deserializer BISTEN pin is set Low. The deserializer stops checking the data. The final test result is held on the PASS pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

4. The Link returns to normal operation after the deserializer BISTEN pin is low. Figure 18 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (Rx Equalization).
8.3.17.2 Forward Channel And Back Channel Error Checking

While in BIST mode, the serializer stops sampling RGB input pins and switches over to an internal all-zero pattern. The internal all-zeroes pattern goes through scrambler, DC-balancing, and so forth, and goes over the serial link to the deserializer. The deserializer on locking to the serial stream compares the recovered serial stream with all-zeros and records any errors in status registers and dynamically indicates the status on PASS pin. The deserializer then outputs a SSO pattern on the RGB output pins.

The back-channel data is checked for CRC errors once the serializer locks onto back-channel serial stream as indicated by link detect status (register bit 0x0C[0]). The CRC errors are recorded in an 8-bit register. The register is cleared when the serializer enters the BIST mode. As soon as the serializer exits BIST mode, the functional mode CRC register starts recording the CRC errors. The BIST mode CRC error register is active in BIST mode only and keeps the record of last BIST run until cleared or enters BIST mode again.

![Figure 17. BIST Mode Flow Diagram](image_url)
8.3.18 I2S Receiving

In normal 24-bit RGB operation mode, the DS90UB926Q-Q1 provides up to 3-bit of I2S. They are I2S_CLK, I2S_WC and I2S_DA, as well as the Master I2S Clock (MCLK). The audio is received through the forward video frame, or can be configured to receive during video blanking periods. A jitter cleaning feature reduces I2S_CLK output jitter to +/- 2ns.

8.3.18.1 I2S Jitter Cleaning

The DS90UB926Q-Q1 features a standalone PLL to clean the I2S data jitter supporting high end car audio systems. If I2S CLK frequency is less than 1MHz, this feature has to be disabled through the register bit I2S Control (0x2B) in Table 10.

8.3.18.2 Secondary I2S Channel

In 18-bit RGB operation mode, the secondary I2S data (I2S_DB) can be used as the additional I2S audio channel in addition to the 3-bit of I2S. The I2S_DB is synchronized to the I2S_CLK. To enable this synchronization feature on this bit, set the MODE_SEL (Table 9) or program through the register bit (Table 11).

8.3.18.2.1 MCLK

The deserializer has an I2S Master Clock Output. It supports x1, x2, or x4 of I2S CLK Frequency. When the I2S PLL is disabled, the MCLK output is off. Table 5 below covers the range of I2S sample rates and MCLK frequencies. By default, all the MCLK output frequencies are x2 of the I2S CLK frequencies. The MCLK frequencies can also be enabled through the register bit [7:4] (I2S MCLK Output) of 0x3A shown in Table 11. To select desired MCLK frequency, write bit 7 (0x3A) = 1, then write to bit [6:4] accordingly.

<table>
<thead>
<tr>
<th>SAMPLE RATE (kHz)</th>
<th>I2S DATA WORD SIZE (BITS)</th>
<th>I2S CLK (MHz)</th>
<th>MCLK OUTPUT (MHz)</th>
<th>REGISTER 0x3A[6:4]b</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td></td>
<td>1.024</td>
<td>I2S_CLK x1</td>
<td>000</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>010</td>
</tr>
<tr>
<td>44.1</td>
<td>16</td>
<td>1.4112</td>
<td>I2S_CLK x1</td>
<td>000</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>010</td>
</tr>
<tr>
<td>48</td>
<td></td>
<td>1.536</td>
<td>I2S_CLK x1</td>
<td>000</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>010</td>
</tr>
<tr>
<td>96</td>
<td></td>
<td>3.072</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>011</td>
</tr>
<tr>
<td>192</td>
<td></td>
<td>6.144</td>
<td>I2S_CLK x1</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>100</td>
</tr>
</tbody>
</table>
### Table 5. Audio Interface Frequencies (continued)

<table>
<thead>
<tr>
<th>SAMPLE RATE (kHz)</th>
<th>I2S DATA WORD SIZE (BITS)</th>
<th>I2S CLK (MHz)</th>
<th>MCLK OUTPUT (MHz)</th>
<th>REGISTER 0x3A[6:4]’b</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td></td>
<td>1.536</td>
<td>I2S_CLK x1</td>
<td>000</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>010</td>
</tr>
<tr>
<td>44.1</td>
<td></td>
<td>2.117</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>111</td>
</tr>
<tr>
<td>48</td>
<td>24</td>
<td>2.304</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>111</td>
</tr>
<tr>
<td>96</td>
<td></td>
<td>4.608</td>
<td>I2S_CLK x1</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>111</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>100</td>
</tr>
<tr>
<td>192</td>
<td></td>
<td>9.216</td>
<td>I2S_CLK x1</td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>101</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td></td>
<td>2.048</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>011</td>
</tr>
<tr>
<td>44.1</td>
<td></td>
<td>2.8224</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>111</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>3.072</td>
<td>I2S_CLK x1</td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>111</td>
</tr>
<tr>
<td>96</td>
<td></td>
<td>6.144</td>
<td>I2S_CLK x1</td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>100</td>
</tr>
<tr>
<td>192</td>
<td></td>
<td>12.288</td>
<td>I2S_CLK x1</td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x2</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I2S_CLK x4</td>
<td>110</td>
</tr>
</tbody>
</table>

### 8.3.19 Interrupt Pin — Functional Description and Usage (INTB)

1. On DS90UB925Q-Q1, set register 0xC6[5] = 1 and 0xC6[0] = 1
2. DS90UB926Q-Q1 deserializer INTB_IN (pin 16) is set LOW by some downstream device.
3. DS90UB925Q-Q1 serializer pulls INTB (pin 31) LOW. The signal is active low, so a LOW indicates an interrupt condition.
4. External controller detects INTB = LOW; to determine interrupt source, read ISR register .
5. A read to ISR will clear the interrupt at the DS90UB925Q-Q1, releasing INTB.
6. The external controller typically must then access the remote device to determine downstream interrupt source and clear the interrupt driving INTB_IN. This would be when the downstream device releases the INTB_IN (pin 16) on the DS90UB926Q-Q1. The system is now ready to return to step (1) at next falling edge of INTB_IN.

### 8.3.20 GPIO[3:0] and GPO_REG[8:4]

In 18-bit RGB operation mode, the optional R[1:0] and G[1:0] of the DS90UB926Q-Q1 can be used as the general purpose IOs GPIO[3:0] in either forward channel (Outputs) or back channel (Inputs) application.

**GPIO[3:0] Enable Sequence**
See Table 6 for the GPIO enable sequencing.

1. Enable the 18-bit mode either through the configuration register bit Table 11 on DS90UB925Q-Q1 only. DS90UB926Q-Q1 is automatically configured as in the 18-bit mode.

2. To enable GPIO3 forward channel, write 0x03 to address 0x0F on DS90UB925Q-Q1, then write 0x05 to address 0x1F on DS90UB926Q-Q1.

**Table 6. GPIO Enable Sequencing Table**

<table>
<thead>
<tr>
<th>NO.</th>
<th>DESCRIPTION</th>
<th>DEVICE</th>
<th>FORWARD CHANNEL</th>
<th>BACK CHANNEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Enable 18-bit</td>
<td>DS90UB925Q-Q1</td>
<td>0x12 = 0x04</td>
<td>0x12 = 0x04</td>
</tr>
<tr>
<td></td>
<td>mode</td>
<td>DS90UB926Q-Q1</td>
<td>Auto Load from DS90UB925Q-Q1</td>
<td>Auto Load from DS90UB925Q-Q1</td>
</tr>
<tr>
<td>2</td>
<td>GPIO3</td>
<td>DS90UB925Q-Q1</td>
<td>0x0F = 0x03</td>
<td>0x0F = 0x05</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS90UB926Q-Q1</td>
<td>0x1F = 0x05</td>
<td>0x1F = 0x03</td>
</tr>
<tr>
<td>3</td>
<td>GPIO2</td>
<td>DS90UB925Q-Q1</td>
<td>0x0E = 0x30</td>
<td>0x0E = 0x50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS90UB926Q-Q1</td>
<td>0x1E = 0x50</td>
<td>0x1E = 0x30</td>
</tr>
<tr>
<td>4</td>
<td>GPIO1</td>
<td>DS90UB925Q-Q1</td>
<td>0x0E = 0x03</td>
<td>0x0E = 0x05</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS90UB926Q-Q1</td>
<td>0x1E = 0x05</td>
<td>0x1E = 0x05</td>
</tr>
<tr>
<td>5</td>
<td>GPIO0</td>
<td>DS90UB925Q-Q1</td>
<td>0x0D = 0x93</td>
<td>0x0D = 0x95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS90UB926Q-Q1</td>
<td>0x1D = 0x95</td>
<td>0x1D = 0x93</td>
</tr>
</tbody>
</table>

### 8.3.20.1 GPO_REG[8:4] Enable Sequence

GPO_REG[8:4] are the outputs only pins. They must be programmed through the local register bits. See Table 7 for the GPO_REG enable sequencing.

1. Enable the 18-bit mode either through the configuration register bit Table 11 on DS90UB925Q-Q1 only. DS90UB926Q-Q1 is automatically configured as in the 18-bit mode.

2. To enable GPO_REG8 outputs a 1, write 0x90 to address 0x21 on DS90UB926Q-Q1.

**Table 7. GPO_REG Enable Sequencing Table**

<table>
<thead>
<tr>
<th>NO.</th>
<th>DESCRIPTION</th>
<th>DEVICE</th>
<th>LOCAL ACCESS</th>
<th>LOCAL OUTPUT VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Enable 18-bit</td>
<td>DS90UB926Q-Q1</td>
<td>0x12 = 0x04 (on DS90UB925Q-Q1)</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>GPO_REG8</td>
<td>DS90UB926Q-Q1</td>
<td>0x21 = 0x90</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>GPO_REG7</td>
<td>DS90UB926Q-Q1</td>
<td>0x21 = 0x09</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>GPO_REG6</td>
<td>DS90UB926Q-Q1</td>
<td>0x20 = 0x90</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>GPO_REG5</td>
<td>DS90UB926Q-Q1</td>
<td>0x20 = 0x09</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>GPO_REG4</td>
<td>DS90UB926Q-Q1</td>
<td>0x1F = 0x90</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x1F = 0x10</td>
<td>0</td>
</tr>
</tbody>
</table>
8.4 Device Functional Modes

8.4.1 Clock-Data Recovery Status Flag (LOCK), Output Enable (OEN) and Output State Select (OSS_SEL)

When PDB is driven HIGH, the CDR PLL begins locking to the serial input and LOCK is TRI-STATE or LOW (depending on the value of the OEN setting). After the DS90UB926Q-Q1 completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the parallel bus and PCLK outputs. The State of the outputs are based on the OEN and OSS_SEL setting (Table 8) or register bit (Table 11). See Figure 7.

Table 8. Output States

<table>
<thead>
<tr>
<th>SERIAL INPUT</th>
<th>PDB</th>
<th>OEN</th>
<th>OSS_SEL</th>
<th>LOCK</th>
<th>PASS</th>
<th>DATA, GPIO, I2S</th>
<th>CLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>Z</td>
<td>Z</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>L or H</td>
<td>L</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>Static</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>L</td>
<td>L</td>
<td>L/OSC (Register bit enable)</td>
<td></td>
</tr>
<tr>
<td>Static</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>L Previous Status</td>
<td>L</td>
<td>L</td>
<td></td>
</tr>
<tr>
<td>Active</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td></td>
</tr>
<tr>
<td>Active</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>H Valid</td>
<td>Valid</td>
<td>Valid</td>
<td></td>
</tr>
</tbody>
</table>

8.4.2 Low Frequency Optimization (LFMODE)

The LFMODE is set through the register (Table 11) or MODE_SEL Pin 24 (Table 9). It controls the operating frequency of the deserializer. If LFMODE is Low (default), the PCLK frequency is between 15 MHz and 85 MHz. If LFMODE is High, the PCLK frequency is between 5 MHz and <15 MHz. Please note when the device LFMODE is changed, a PDB reset is required.

8.4.3 Configuration Select (MODE_SEL)

Configuration of the device may be done through the MODE_SEL input pin, or through the configuration register bit. A pullup resistor and a pulldown resistor of suggested values may be used to set the voltage ratio of the MODE_SEL input (V_R4) and V_DD33 to select one of the other 10 possible selected modes. See Figure 19 and Table 9.

Figure 19. MODE_SEL Connection Diagram
8.4.4 Repeater Application

The DS90UB925Q-Q1 and DS90UB926Q-Q1 can be configured to extend data transmission over multiple links to multiple display devices. Setting the devices into repeater mode provides a mechanism for transmitting to all receivers in the system.

In a repeater application, in this document, the DS90UB925Q-Q1 is referred to as the Transmitter or transmit port (TX), and the DS90UB926Q-Q1 is referred to as the Receiver (RX). Figure 20 shows the maximum configuration supported for Repeater implementations using the DS90UB925Q-Q1 (TX) and DS90UB926Q-Q1 (RX). Two levels of Repeaters are supported with a maximum of three Transmitters per Receiver.
In a repeater application, the I2C interface at each TX and RX may be configured to transparently pass I2C communications upstream or downstream to any I2C device within the system. This includes a mechanism for assigning alternate IDs (Slave Aliases) to downstream devices in the case of duplicate addresses.
At each repeater node, the parallel LVCMOS interface fans out to up to three serializer devices, providing parallel RGB video data, HS/VS/DE control signals and, optionally, packetized audio data (transported during video blanking intervals). Alternatively, the I2S audio interface may be used to transport digital audio data between receiver and transmitters in place of packetized audio. All audio and video data is transmitted at the output of the Receiver and is received by the Transmitter..

Figure 21 provides more detailed block diagram of a 1:2 repeater configuration.

8.4.4.1 Repeater Connections

The Repeater requires the following connections between the Receiver and each Transmitter for Figure 22:

1. Video Data – Connect PCLK, RGB and control signals (DE, VS, HS).
2. I2C – Connect SCL and SDA signals. Both signals should be pulled up to \( V_{DD33} \) with 4.7-k\( \Omega \) resistors.
3. Audio – Connect I2S_CLK, I2S_WC, and I2S_DA signals.
4. ID\( x \) pin – Each Transmitter and Receiver must have an unique I2C address.
5. MODE_SEL pin – All Transmitter and Receiver must be set into the Repeater Mode.
6. Interrupt pin – Connect DS90UB926Q-Q1 INTB_IN pin to DS90UB925Q-Q1 INTB pin. The signal must be pulled up to \( V_{DDIO} \).

![Figure 22. Repeater Connection Diagram](image-url)
8.5 Programming

8.5.1 Serial Control Bus

The DS90UB926Q-Q1 is configured by the use of a serial control bus that is I2C protocol compatible. Multiple deserializer devices may share the serial control bus since 16 device addresses are supported. Device address is set through the R1 and R2 values on IDx pin. See Figure 23.

The serial control bus consists of two signals and a configuration pin. The SCL is a Serial Bus Clock Input / Output. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pullup resistor to VDD33. For most applications a 4.7-kΩ pullup resistor to VDD33 may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.

![Figure 23. Serial Control Bus Connection](image)

The configuration pin is the IDx pin. This pin sets one of 16 possible device addresses. A pullup resistor and a pulldown resistor of suggested values may be used to set the voltage ratio of the IDx input (VR2) and VDD33 to select one of the other 16 possible addresses. See Table 10.

<table>
<thead>
<tr>
<th>NO.</th>
<th>IDEAL RATIO VR2 / VDD33</th>
<th>IDEAL VR2 (V)</th>
<th>SUGGESTED RESISTOR R1 kΩ (1% tol)</th>
<th>SUGGESTED RESISTOR R2 kΩ (1% tol)</th>
<th>ADDRESS 7'b</th>
<th>ADDRESS 8'b APPENDED</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Open</td>
<td>40.2</td>
<td>0x2C</td>
<td>0x58</td>
</tr>
<tr>
<td>2</td>
<td>0.123</td>
<td>0.406</td>
<td>124</td>
<td>17.4</td>
<td>0x2D</td>
<td>0x5A</td>
</tr>
<tr>
<td>3</td>
<td>0.151</td>
<td>0.500</td>
<td>107</td>
<td>19.1</td>
<td>0x2E</td>
<td>0x5C</td>
</tr>
<tr>
<td>4</td>
<td>0.181</td>
<td>0.597</td>
<td>133</td>
<td>29.4</td>
<td>0x2F</td>
<td>0x5E</td>
</tr>
<tr>
<td>5</td>
<td>0.210</td>
<td>0.694</td>
<td>113</td>
<td>30.1</td>
<td>0x30</td>
<td>0x60</td>
</tr>
<tr>
<td>6</td>
<td>0.240</td>
<td>0.791</td>
<td>137</td>
<td>43.2</td>
<td>0x31</td>
<td>0x62</td>
</tr>
<tr>
<td>7</td>
<td>0.268</td>
<td>0.885</td>
<td>102</td>
<td>37.4</td>
<td>0x32</td>
<td>0x64</td>
</tr>
<tr>
<td>8</td>
<td>0.303</td>
<td>0.999</td>
<td>115</td>
<td>49.9</td>
<td>0x33</td>
<td>0x66</td>
</tr>
<tr>
<td>9</td>
<td>0.344</td>
<td>1.137</td>
<td>102</td>
<td>53.6</td>
<td>0x34</td>
<td>0x68</td>
</tr>
<tr>
<td>10</td>
<td>0.389</td>
<td>1.284</td>
<td>115</td>
<td>73.2</td>
<td>0x35</td>
<td>0x6A</td>
</tr>
<tr>
<td>11</td>
<td>0.430</td>
<td>1.418</td>
<td>115</td>
<td>86.6</td>
<td>0x36</td>
<td>0x6C</td>
</tr>
<tr>
<td>12</td>
<td>0.476</td>
<td>1.572</td>
<td>56.2</td>
<td>51.1</td>
<td>0x37</td>
<td>0x6E</td>
</tr>
<tr>
<td>13</td>
<td>0.523</td>
<td>1.725</td>
<td>93.1</td>
<td>0x38</td>
<td>0x70</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0.565</td>
<td>1.863</td>
<td>82.5</td>
<td>107</td>
<td>0x39</td>
<td>0x72</td>
</tr>
<tr>
<td>15</td>
<td>0.611</td>
<td>2.016</td>
<td>73.2</td>
<td>115</td>
<td>0x3A</td>
<td>0x74</td>
</tr>
<tr>
<td>16</td>
<td>0.677</td>
<td>2.236</td>
<td>57.6</td>
<td>121</td>
<td>0x3B</td>
<td>0x76</td>
</tr>
</tbody>
</table>
### 8.6 Register Maps

**Table 11. Serial Control Bus Registers**

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x00</td>
<td>I2C Device ID</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Device ID</td>
<td>7-bit address of Deserializer</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>See Table 9</td>
</tr>
<tr>
<td>0</td>
<td>0x00</td>
<td>I2C Device ID</td>
<td>0</td>
<td>RW</td>
<td></td>
<td>ID Setting</td>
<td>I2C ID Setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Register I2C Device ID (Overrides IDx pin)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Device ID is from IDx pin</td>
</tr>
<tr>
<td>1</td>
<td>0x01</td>
<td>Reset</td>
<td>7</td>
<td>RW</td>
<td>0x04</td>
<td>Remote Auto Power Down</td>
<td>Remote Auto Power Down</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Power down when no forward channel link is detected</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Do not power down when no forward channel link is detected</td>
</tr>
<tr>
<td>6:3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0x02</td>
<td>Configuration</td>
<td>7</td>
<td>RW</td>
<td>0x00</td>
<td>Output Enable</td>
<td>LVCMOS Output Enable</td>
</tr>
<tr>
<td>6</td>
<td>0x02</td>
<td>Configuration</td>
<td>6</td>
<td>RW</td>
<td></td>
<td>OEN and OSS_SEL Override</td>
<td>Overrides Output Enable Pin and Output State pin</td>
</tr>
<tr>
<td>5</td>
<td>0x02</td>
<td>Configuration</td>
<td>5</td>
<td>RW</td>
<td></td>
<td>OSC Clock Enable</td>
<td>OSC Clock Output Enable</td>
</tr>
<tr>
<td>4</td>
<td>0x02</td>
<td>Configuration</td>
<td>4</td>
<td>RW</td>
<td></td>
<td>Output Sleep State Select (OSS_SEL)</td>
<td>OSS Select to Control Output State during Lock Low Period</td>
</tr>
<tr>
<td>3</td>
<td>0x02</td>
<td>Configuration</td>
<td>3</td>
<td>RW</td>
<td></td>
<td>Backward Compatible Mode Override</td>
<td>Mode_SEL Backward compatible Mode Override Enable</td>
</tr>
<tr>
<td>2</td>
<td>0x02</td>
<td>Configuration</td>
<td>2</td>
<td>RW</td>
<td></td>
<td>Backward Compatible Mode Select</td>
<td>Backward Compatible Mode Select to DS90UR905Q and DS90UR907Q</td>
</tr>
<tr>
<td>1</td>
<td>0x02</td>
<td>Configuration</td>
<td>1</td>
<td>RW</td>
<td></td>
<td>LFMODE Pin Override</td>
<td>LFMODE Pin Override Enable</td>
</tr>
<tr>
<td>0</td>
<td>0x02</td>
<td>Configuration</td>
<td>0</td>
<td>RW</td>
<td></td>
<td>LFMODE</td>
<td>Low Frequency Mode Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: PCLK = 5 to &lt;15 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: PCLK = 15 to 85 MHz</td>
</tr>
</tbody>
</table>
## Register Maps (continued)

### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>0x03</td>
<td>Configuration [1]</td>
<td>7</td>
<td>RW</td>
<td>0xF0</td>
<td>Reserved</td>
<td>CRC Generator Enable (Back Channel) 1: Enable 0: Disable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>CRC Generator Enable (Back Channel) 1: Enable 0: Disable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>CRC Generator Enable (Back Channel) 1: Enable 0: Disable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>Filter Enable H$S$, VS, DE two clock filter When enabled, pulses less than two full PCLK cycles on the DE, HS, and VS inputs will be rejected 1: Filtering enable 0: Filtering disable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>I2C Pass-through Mode 1: Pass-Through Enabled 0: Pass-Through Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>Auto ACK ACK Select 1: Auto ACK enable 0: Self ACK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td>0x00</td>
<td>RW</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td>0x00</td>
<td>RRFB</td>
<td>Pixel Clock Edge Select 1: Parallel Interface Data is strobed on the Rising Clock Edge. 0: Parallel Interface Data is strobed on the Falling Clock Edge.</td>
</tr>
<tr>
<td>4</td>
<td>0x04</td>
<td>BCC Watchdog Control</td>
<td>7:1</td>
<td>RW</td>
<td>0xFE</td>
<td>BCC Watchdog Timer</td>
<td>The watchdog timer allows termination of a control channel transaction, if it fails to complete within a programmed amount of time. This field sets the Bidirectional Control Channel Watchdog Timeout value in units of 2 milliseconds. This field should not be set to 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td>0x00</td>
<td>BCC Watchdog Timer Disable</td>
<td>Disable Bidirectional Control Channel Watchdog Timer 1: Disables BCC Watchdog Timer operation 0: Enables BCC Watchdog Timer operation</td>
</tr>
<tr>
<td>5</td>
<td>0x05</td>
<td>I2C Control [1]</td>
<td>7</td>
<td>RW</td>
<td>0x2E</td>
<td>I2C Pass-Through All</td>
<td>I2C Pass-Through All Transactions 1: Enabled 0: Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6:4</td>
<td>RW</td>
<td>0x00</td>
<td>I2C SDA Hold Time</td>
<td>Internal I2C SDA Hold Time It configures the amount of internal hold time provided for the SDA input relative to the SCL input. Units are 50 ns.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3:0</td>
<td>RW</td>
<td>0x00</td>
<td>I2C Filter Depth</td>
<td>I2C Glitch Filter Depth It configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 5 ns.</td>
</tr>
</tbody>
</table>
# Register Maps (continued)

Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0x06</td>
<td>I2C Control [2]</td>
<td>7</td>
<td>R</td>
<td>0x00</td>
<td>Forward Channel Sequence Error</td>
<td>Control Channel Sequence Error Detected. It indicates a sequence error has been detected in forward control channel. If this bit is set, an error may have occurred in the control channel operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td>RW</td>
<td></td>
<td>Clear Sequence Error</td>
<td>It clears the Sequence Error Detect bit. This bit is not self-clearing.</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td>4:3</td>
<td>RW</td>
<td></td>
<td>SDA Output Delay</td>
<td>SDA Output Delay. This field configures output delay on the SDA output. Setting this value will increase output delay in units of 50 ns. Nominal output delay values for SCL to SDA are: 00: 250 ns, 01: 300 ns, 10: 350 ns, 11: 400 ns</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td></td>
<td>Local Write</td>
<td>Disable Remote Writes to Local Registers through Serializer (Does not affect remote access to I2C slaves at Deserializer). 1: Stop remote write to local device registers 0: remote write to local device registers</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td></td>
<td>I2C Bus Timer Speed</td>
<td>Enable I2C Bus Timer. 1: Timer expires after approximately 50 ms 0: Timer expires after approximately 1 s</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>I2C Bus Timer Disable</td>
<td>Enable I2C Bus Timer. When the I2C Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 s, the I2C bus is assumed to be free. If SDA is low and no signaling occurs, the device will try to clear the bus by driving 9 clocks on SCL.</td>
</tr>
<tr>
<td>7</td>
<td>0x07</td>
<td>Remote Device ID</td>
<td>7:1</td>
<td>RW</td>
<td>0x18</td>
<td>Remote ID</td>
<td>Configure the I2C Slave ID of the remote Serializer. A value of 0 in this field disables I2C access to remote Serializer. This field is automatically configured through the Serializer Forward Channel. Software may overwrite this value, but should also set the FREEZE DEVICE ID bit to prevent overwriting by the Forward Channel.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>Freeze Device ID</td>
<td>Freeze Serializer Device ID. 1: Prevent auto-loading of the Serializer Device ID from the Forward Channel. The ID will be frozen at the value written. 0: Update</td>
</tr>
<tr>
<td>8</td>
<td>0x08</td>
<td>SlaveID[0]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID0</td>
<td>Configure the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID0, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.</td>
</tr>
<tr>
<td>9</td>
<td>0x09</td>
<td>SlaveID[1]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID1</td>
<td>Configure the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID1, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.</td>
</tr>
</tbody>
</table>
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0x0A</td>
<td>SlaveID[2]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID2 7-bit Remote Slave Device ID 2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID2, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0x0B</td>
<td>SlaveID[3]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID3 7-bit Remote Slave Device ID 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID3, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>0x0C</td>
<td>SlaveID[4]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID4 7-bit Remote Slave Device ID 4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID4, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>0x0D</td>
<td>SlaveID[5]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID5 7-bit Remote Slave Device ID 5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID5, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0x0E</td>
<td>SlaveID[6]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID6 7-bit Remote Slave Device ID 6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID6, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>0x0F</td>
<td>SlaveID[7]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>Target Slave Device ID7 7-bit Remote Slave Device ID 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID7, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer. 0 Reserved</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0x10</td>
<td>SlaveAlias[0]</td>
<td>7:1</td>
<td>RW</td>
<td>0x00</td>
<td>ID[0] Match 7-bit Remote Slave Device Alias ID 0 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID0 register. A value of 0 in this field disables access to the remote I2C Slave. 0 Reserved</td>
<td></td>
</tr>
</tbody>
</table>
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
| 17        | 0x11      | SlaveAlias[1] | 7:1    | RW            | 0x00          | ID[1] Match | 7-bit Remote Slave Device Alias ID 1  
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID1 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID2 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID3 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID4 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID5 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID6 register. A value of 0 in this field disables access to the remote I2C Slave. |
Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID7 register. A value of 0 in this field disables access to the remote I2C Slave. |
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>0x1C</td>
<td>General Status</td>
<td>7:4</td>
<td>RW</td>
<td>0x00</td>
<td>Reserved</td>
<td>I2S Lock Status</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: I2S PLL controller not locked</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: I2S PLL controller locked to input I2S clock</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>3</td>
<td>R</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>Lock</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>0</td>
<td>R</td>
<td></td>
<td></td>
<td>Deserializer CDR, PLL’s clock to recovered clock frequency</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Deserializer locked to recovered clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Deserializer not locked</td>
</tr>
<tr>
<td>29</td>
<td>0x1D</td>
<td>GPIO0 Config</td>
<td>7:4</td>
<td>RW</td>
<td>0xA0</td>
<td>Rev-ID</td>
<td>Revision ID: 1010: Production Device</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td>GPIO0 Output Value</td>
<td>Local GPIO Output Value</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This value is output on the GPIO pin when the GPIO function is enabled,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>the local GPIO direction is Output, and remote GPIO control is enabled.</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td></td>
<td>GPIO0 Remote Enable</td>
<td>Remote GPIO0 Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO control from remote Serializer. The GPIO pin will be an</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>output, and the value is received from the remote Deserializer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disable GPIO control from remote Serializer.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td></td>
<td>GPIO0 Direction</td>
<td>Local GPIO Direction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Output</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>GPIO0 Enable</td>
<td>GPIO Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td>30</td>
<td>0x1E</td>
<td>GPIO2 and</td>
<td>7</td>
<td>RW</td>
<td>0x00</td>
<td>GPIO2 Output Value</td>
<td>Local GPIO Output Value</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GPIO1 Config</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This value is output on the GPIO when the GPIO function is enabled, the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>local GPIO direction is Output, and remote GPIO control is disabled.</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>6</td>
<td>RW</td>
<td></td>
<td>GPIO2 Remote Enable</td>
<td>Remote GPIO2 Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO control from remote Serializer. The GPIO pin will be an</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>output, and the value is received from the remote Deserializer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disable GPIO control from remote Serializer.</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td>5</td>
<td>RW</td>
<td></td>
<td>GPIO2 Direction</td>
<td>Local GPIO Direction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Output</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td></td>
<td>GPIO2 Enable</td>
<td>GPIO Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td>GPIO1 Output Value</td>
<td>Local GPIO Output Value</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This value is output on the GPIO when the GPIO function is enabled, the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>local GPIO direction is Output, and remote GPIO control is disabled.</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td></td>
<td>GPIO1 Remote Enable</td>
<td>Remote GPIO1 Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO control from remote Serializer. The GPIO pin will be an</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>output, and the value is received from the remote Deserializer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disable GPIO control from remote Serializer.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td></td>
<td>GPIO1 Direction</td>
<td>Local GPIO Direction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Output</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>GPIO1 Enable</td>
<td>GPIO Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable GPIO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Enable normal operation</td>
</tr>
</tbody>
</table>
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0x1F</td>
<td>GPO_REG4 and GPO3 Config</td>
<td>7</td>
<td>RW</td>
<td>0x00</td>
<td>GPO_REG4 Output Value</td>
<td>Local GPO_REG4 Output Value This value is output on the GPO when the GPO function is enabled, the local GPO direction is Output, and remote GPO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6:5</td>
<td></td>
<td></td>
<td>GPO_REG4 Enable</td>
<td>GPO_REG4 Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td></td>
<td>GPO_REG4 Enable</td>
<td>1: Enable GPO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG4 Enable</td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td>GPIO3 Output Value</td>
<td>Local GPIO Output Value This value is output on the GPIO when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td></td>
<td>GPIO3 Remote Enable</td>
<td>Remote GPIO3 Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG6 Enable</td>
<td>1: Enable GPIO control from remote Serializer. The GPIO pin will be an output, and the value is received from the remote Deserializer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIO_REG5 Output Value</td>
<td>0: Disable GPIO control from remote Serializer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td></td>
<td>GPIO3 Direction</td>
<td>Local GPIO Direction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG7 Enable</td>
<td>1: Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG7 Enable</td>
<td>0: Output</td>
</tr>
<tr>
<td></td>
<td>0x20</td>
<td>GPO_REG6 and GPO_REG5 Config</td>
<td>7</td>
<td>RW</td>
<td>0x00</td>
<td>GPO_REG6 Output Value</td>
<td>Local GPO_REG6 Output Value This value is output on the GPO when the GPO function is enabled, the local GPO direction is Output, and remote GPO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6:5</td>
<td></td>
<td></td>
<td>GPO_REG6 Enable</td>
<td>GPO_REG6 Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td></td>
<td>GPO_REG6 Enable</td>
<td>1: Enable GPO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG6 Enable</td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td>GPO_REG5 Output Value</td>
<td>Local GPO_REG5 Output Value This value is output on the GPO when the GPO function is enabled, the local GPO direction is Output, and remote GPO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2:1</td>
<td></td>
<td></td>
<td>GPO_REG5 Enable</td>
<td>GPO_REG5 Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>GPO_REG5 Enable</td>
<td>1: Enable GPO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG5 Enable</td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td></td>
<td>0x21</td>
<td>GPO8 and GPO7 Config</td>
<td>7</td>
<td>RW</td>
<td>0x00</td>
<td>GPO_REG8 Output Value</td>
<td>Local GPO_REG8 Output Value This value is output on the GPO when the GPO function is enabled, the local GPO direction is Output, and remote GPO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6:5</td>
<td></td>
<td></td>
<td>GPO_REG8 Enable</td>
<td>GPO_REG8 Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td></td>
<td>GPO_REG8 Enable</td>
<td>1: Enable GPO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG8 Enable</td>
<td>0: Enable normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td>GPO_REG7 Output Value</td>
<td>Local GPO_REG7 Output Value This value is output on the GPO when the GPO function is enabled, the local GPO direction is Output, and remote GPO control is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2:1</td>
<td></td>
<td></td>
<td>GPO_REG7 Enable</td>
<td>GPO_REG7 Function Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td>GPO_REG7 Enable</td>
<td>1: Enable GPO operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPO_REG7 Enable</td>
<td>0: Enable normal operation</td>
</tr>
</tbody>
</table>
## Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
| 34        | 0x22      | Data Path Control | 7      | RW            | 0x00          | Override FC Config | 1: Disable loading of this register from the forward channel, keeping locally written values intact  
0: Allow forward channel loading of this register |
| 6         |           | Pass RGB      |        | RW            |               |          | Setting this bit causes RGB data to be sent independent of DE. This allows operation in systems which may not use DE to frame video data or send other data when DE is deasserted. Note that setting this bit blocks packetized audio. This bit does not need to be set in DS90UB925 or in Backward Compatibility mode.  
1: Pass RGB independent of DE  
0: Normal operation  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 5         |           | DE Polarity   |        | RW            |               |          | This bit indicates the polarity of the DE (Data Enable) signal.  
1: DE is inverted (active low, idle high)  
0: DE is positive (active high, idle low)  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 4         |           | I2S_Gen       |        | RW            |               |          | This bit controls whether the Receiver outputs packetized Auxiliary/Audio data on the RGB video output pins.  
1: Don't output packetized audio data on RGB video output pins  
0: Output packetized audio on RGB video output pins.  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 3         |           | I2S Channel B Enable Override | 1     | RW            |               |          | 1: Set I2S Channel B Enable from reg_22[0]  
0: Set I2S Channel B Enable from MODE_SEL pin  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 2         |           | 18-bit Video Select | 1     | RW            |               |          | 1: Select 18-bit video mode  
0: Select 24-bit video mode  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 1         |           | I2S Transport Select | 1     | RW            |               |          | 1: Enable I2S Data Forward Channel Frame Transport  
0: Enable I2S Data Island Transport  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 0         |           | I2S Channel B Enable | 1     | RW            |               |          | 1: Enable I2S Channel B on B1 output  
0: I2S Channel B disabled  
Note: this bit is automatically loaded from the remote serializer unless bit 7 of this register is set. |
| 35        | 0x23      | General Purpose Control | 7      | RW            | 0x10          | Rx RGB Checksum | RX RGB Checksum Enable Setting this bit enables the Receiver to validate a one-byte checksum following each video line. Checksum failures are reported in the STS register |

### Reserved

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>6:5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Mode_Sel Mode Select is Done  
LFMODE Low Frequency Mode Status  
Repeater Repeater Mode Status  
Backward Backward Compatible Mode Status  
I2S Channel B I2S Channel B Status
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
| 36       | 0x24     | BIST Control   | 7:4    |               | 0x08          | BIST Pin Config              | BIST Configured through Pin  
|          |          |                |        |               |                | 1: BIST configured through pin  
|          |          |                |        |               |                | 0: BIST configured through register bit                                    |
| 3        | RW       | BIST Clock     |        |               | 0x00          | BIST Clock Source            | BIST Clock Source  
|          |          | Source         |        |               |                | 00: External Pixel Clock  
|          |          |                |        |               |                | 01: 33 MHz Oscillator  
|          |          |                |        |               |                | 10: Reserved  
|          |          |                |        |               |                | 11: 25 MHz Oscillator                                                   |
| 2:1      | RW       | BIST Control   |        |               | 0x00          | BIST Control                | 1: Enabled  
|          |          | Enable         |        |               |                | 0: Disabled                                                              |
| 0        | RW       | BIST Error     | 7:0    | R             | 0x00          | BIST Error Count            | BIST Error Count                                                          |
| 37       | 0x25     | BIST Error     | 7:0    | R             | 0x00          | BIST Error Count            | BIST Error Count                                                          |
| 38       | 0x26     | SCL High Time  | 7:0    | RW            | 0x83          | SCL High Time                | I2C Master SCL High Time  
|          |          |                |        |               |                | This field configures the high pulse width of the SCL output  
|          |          |                |        |               |                | when the Deserializer is the Master on the local I2C bus.  
|          |          |                |        |               |                | Units are 50 ns for the nominal oscillator clock frequency.  
|          |          |                |        |               |                | The default value is set to provide a minimum 5us SCL high time with the internal oscillator clock running at 26 MHz rather than the nominal 20 MHz. |
| 39       | 0x27     | SCL Low Time   | 7:0    | RW            | 0x84          | SCL Low Time                 | I2C SCL Low Time  
|          |          |                |        |               |                | This field configures the low pulse width of the SCL output  
|          |          |                |        |               |                | when the De-Serializer is the Master on the local I2C bus.  
|          |          |                |        |               |                | This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 50 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum 5us SCL low time with the internal oscillator clock running at 26 MHz rather than the nominal 20 MHz. |
| 41       | 0x29     | FRC Control    | 7      | RW            | 0x00          | Timing Mode Select           | Select display timing mode  
|          |          |                |        |               |                | 0: DE only Mode  
|          |          |                |        |               |                | 1: Sync Mode (VS,HS)                                                     |
| 6        | RW       | VS Polarity    |        |               | 0            | Active High                  | 0: Active High  
|          |          |                |        |               |                | 1: Active Low                                                            |
| 5        | RW       | HS Polarity    |        |               | 0            | Active High                  | 0: Active High  
|          |          |                |        |               |                | 1: Active Low                                                            |
| 4        | RW       | DE Polarity    |        |               | 0            | Active High                  | 0: Active High  
|          |          |                |        |               |                | 1: Active Low                                                            |
| 3        | RW       | FRC2 Enable    |        |               | 0            | FRC2 Disable                 | 0: FRC2 Disable  
|          |          |                |        |               |                | 1: FRC2 Enable                                                          |
| 2        | RW       | FRC1 Enable    |        |               | 0            | FRC1 Disable                 | 0: FRC1 Disable  
|          |          |                |        |               |                | 1: FRC1 Enable                                                          |
| 1        | RW       | Hi-FRC 2       |        |               | 0            | Hi-FRC2 Disable              | 0: Hi-FRC2 Disable  
|          |          | Disable        |        |               |                | 1: Hi-FRC2 Disable                                                      |
| 0        | RW       | Hi-FRC 1       |        |               | 0            | Hi-FRC1 Disable              | 0: Hi-FRC1 Disable  
|          |          | Disable        |        |               |                | 1: Hi-FRC1 Disable                                                      |
| 42       | 0x2A     | White Balance  | 7:6    | RW            | 0x00          | Page Setting                 | 00: Configuration Registers  
|          |          | Control        |        |               |                | 01: Red LUT  
|          |          |                |        |               |                | 10: Green LUT  
|          |          |                |        |               |                | 11: Blue LUT                                                          |
| 5        | RW       | White Balance  |        |               | 0            | White Balance Enable         | 0: White Balance Disable  
|          |          | Enable         |        |               |                | 1: White Balance Enable                                                 |
| 4        | RW       | LUT Reload     |        |               | 0            | LUT Reload Enable            | 0: Reload Disable  
|          |          | Enable         |        |               |                | 1: Reload Enable                                                        |
| 3:0      |          |                |        |               |               | Reserved                      |                                                                            |
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
</table>
| 43        | 0x2B      | I2S Control    | 7      | RW            | 0x00          | I2S PLL  | 0: I2S PLL is on for I2S data jitter cleaning  
|           |           |                |        |               |               |          | 1: I2S PLL is off. No jitter cleaning          |
|           |           |                | 6:1    |               |               |          | Reserved                                  |
|           |           |                | 0      | RW            | 0x00          | I2S Clock Edge | 0: I2S Data is strobed on the Rising Clock Edge  
|           |           |                |        |               |               |          | 1: I2S Data is strobed on the Falling Clock Edge |
| 44        | 0x2C      | SSCG Control   | 7:4    | RW            | 0x00          | SSCG Enable | Enable Spread Spectrum Clock Generator  
|           |           |                |        |               |               |          | 0: Disable  
|           |           |                |        |               |               |          | 1: Enable                                   |
|           |           |                | 3      | RW            |               | SSCG Selection | SSCG Frequency Deviation:  
|           |           |                |        |               |               |          | When LFMODE = H  
|           |           |                |        |               |               |          | fdev fmod  
|           |           |                |        |               |               |          | 000: ±0.7 CLK/628  
|           |           |                |        |               |               |          | 001: ±1.3  
|           |           |                |        |               |               |          | 010: ±1.8  
|           |           |                |        |               |               |          | 011: ±2.5  
|           |           |                |        |               |               |          | 100: ±0.7 CLK/388  
|           |           |                |        |               |               |          | 101: ±1.2  
|           |           |                |        |               |               |          | 110: ±2   
|           |           |                |        |               |               |          | 111: ±2.5  
|           |           |                |        |               |               |          | When LFMODE = L  
|           |           |                |        |               |               |          | fdev fmod  
|           |           |                |        |               |               |          | 000: ±0.9 CLK/2168  
|           |           |                |        |               |               |          | 001: ±1.2  
|           |           |                |        |               |               |          | 010: ±1.9  
|           |           |                |        |               |               |          | 011: ±2.5  
|           |           |                |        |               |               |          | 100: ±0.7 CLK/1300  
|           |           |                |        |               |               |          | 101: ±1.3  
|           |           |                |        |               |               |          | 110: ±2  
|           |           |                |        |               |               |          | 111: ±2.5  |
| 58        | 0x3A      | I2S MCLK Output | 7      | RW            | 0x00          | MCLK Override | 1: Override divider select for MCLK  
|           |           |                |        |               |               |          | 0: No override for MCLK divider          |
|           |           |                | 6:4    | RW            |               | MCLK Frequency Select | See Table 5 |
|           |           |                | 3:0    |               |               | Reserved |
| 65        | 0x41      | Link Error Count | 7:5    | RW            | 0x03          | Link Error Count Enable | Enable serial link data integrity error count  
|           |           |                |        |               |               |          | 1: Enable error count  
|           |           |                |        |               |               |          | 0: Disable                                   |
|           |           |                | 4      | RW            |               | Link Error Count | Link error count threshold.  
|           |           |                |        |               |               |          | Counter is pixel clock based. clk0, clk1 and DCA are monitored for link errors, if error count is enabled, deserializer loose lock once error count reaches threshold.  
|           |           |                |        |               |               |          | If disabled deserializer loose lock with one error.  
|           |           |                | 3:0    | RW            |               | Reserved |
## Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>68</td>
<td>0x44</td>
<td>Equalization</td>
<td>7:5</td>
<td>RW</td>
<td>0x60</td>
<td>EQ Stage 1 Select</td>
<td>EQ select value. Used if adaptive EQ is bypassed. 000 Min EQ 1st Stage</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>101</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>111 Max EQ 1st Stage</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3:1</td>
<td>RW</td>
<td>EQ Stage 2 Select</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EQ select value. Used if adaptive EQ is bypassed. 000 Min EQ 2nd Stage</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>001</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>010</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>011</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>111 Max EQ 2nd Stage</td>
</tr>
<tr>
<td>0</td>
<td>RW</td>
<td>Adaptive EQ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Disable adaptive EQ (to write EQ select values)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Enable adaptive EQ</td>
</tr>
<tr>
<td>86</td>
<td>0x56</td>
<td>CML Output</td>
<td>7:4</td>
<td>RW</td>
<td>0x08</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RW</td>
<td>CMLOUT+/− Enable</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Disabled (Default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Enabled</td>
</tr>
<tr>
<td>2:0</td>
<td></td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>0x64</td>
<td>Pattern Generator Control</td>
<td>7:4</td>
<td>RW</td>
<td>0x10</td>
<td>Pattern Generator Select</td>
<td>Fixed Pattern Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This field selects the pattern to output when in Fixed Pattern Mode. Scaled patterns are evenly distributed across the horizontal or vertical active regions. This field is ignored when Auto-Scrolling Mode is enabled. The following table shows the color selections in non-inverted followed by inverted color mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000: Reserved 0001: White/Black</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0010: Black/White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0011: Red/Cyan</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0100: Green/Magenta</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0101: Blue/Yellow</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0110: Horizontally Scaled Black to White/White to Black</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0111: Horizontally Scaled Black to Red/Cyan to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1000: Horizontally Scaled Black to Green/Magenta to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1001: Horizontally Scaled Black to Blue/Yellow to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1010: Vertically Scaled Black to White/White to Black</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1011: Vertically Scaled Black to Red/Cyan to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1100: Vertically Scaled Black to Green/Magenta to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1101: Vertically Scaled Black to Blue/Yellow to White</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1110: Custom color (or its inversion) configured in PGRS, PGGS, PGBS registers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1111: Reserved</td>
</tr>
<tr>
<td>3:1</td>
<td>RW</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>RW</td>
<td>Pattern Generator Enable</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enable Pattern Generator</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disable Pattern Generator</td>
</tr>
</tbody>
</table>
### Table 11. Serial Control Bus Registers (continued)

<table>
<thead>
<tr>
<th>ADD (dec)</th>
<th>ADD (hex)</th>
<th>Register Name</th>
<th>Bit(s)</th>
<th>Register Type</th>
<th>Default (hex)</th>
<th>Function</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>101</td>
<td>0x65</td>
<td>Pattern Generator Configuration</td>
<td>7:5</td>
<td>RW</td>
<td>0x00</td>
<td><strong>Reserved</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>RW</td>
<td></td>
<td><strong>Pattern Generator 18 Bits</strong></td>
<td>18-bit Mode Select &lt;br&gt;1: Enable 18-bit color pattern generation. Scaled patterns &lt;br&gt;will have 64 levels of brightness and the R, G, and B outputs use the six most significant color bits. &lt;br&gt;0: Enable 24-bit pattern generation. Scaled patterns use 256 levels of brightness.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>RW</td>
<td></td>
<td><strong>Pattern Generator External Clock</strong></td>
<td>Select External Clock Source &lt;br&gt;1: Selects the external pixel clock when using internal timing. &lt;br&gt;0: Selects the internal divided clock when using internal timing. &lt;br&gt;This bit has no effect in external timing mode (PATGEN_TSEL = 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>RW</td>
<td></td>
<td><strong>Pattern Generator Timing Select</strong></td>
<td>Timing Select Control &lt;br&gt;1: The Pattern Generator creates its own video timing as configured in the Pattern Generator Total Frame Size, Active Frame Size, Horizontal Sync Width, Vertical Sync Width, Horizontal Back Porch, Vertical Back Porch, and Sync Configuration registers. &lt;br&gt;0: the Pattern Generator uses external video timing from the pixel clock, Data Enable, Horizontal Sync, and Vertical Sync signals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>RW</td>
<td></td>
<td><strong>Pattern Generator Color Invert</strong></td>
<td>Enable Inverted Color Patterns &lt;br&gt;1: Invert the color output. &lt;br&gt;0: Do not invert the color output.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>RW</td>
<td></td>
<td><strong>Pattern Generator Auto-Scroll Enable</strong></td>
<td>Auto-Scroll Enable: &lt;br&gt;1: The Pattern Generator will automatically move to the next enabled pattern after the number of frames specified in the Pattern Generator Frame Time (PGFT) register. &lt;br&gt;0: The Pattern Generator retains the current pattern.</td>
</tr>
<tr>
<td>102</td>
<td>0x66</td>
<td>Pattern Generator Indirect Address</td>
<td>7:0</td>
<td>RW</td>
<td>0x00</td>
<td><strong>Indirect Address</strong></td>
<td>This 8-bit field sets the indirect address for accesses to indirectly-mapped registers. It should be written prior to reading or writing the Pattern Generator Indirect Data register. See AN-2198 Exploring Int Test Patt GenFeat of 720p FPD-Link III Devices (SNLA132)</td>
</tr>
<tr>
<td>103</td>
<td>0x67</td>
<td>Pattern Generator Indirect Data</td>
<td>7:0</td>
<td>RW</td>
<td>0x00</td>
<td><strong>Indirect Data</strong></td>
<td>When writing to indirect registers, this register contains the data to be written. When reading from indirect registers, this register contains the read back value. See AN-2198 Exploring Int Test Patt GenFeat of 720p FPD-Link III Devices (SNLA132)</td>
</tr>
<tr>
<td>240</td>
<td>0xF0</td>
<td>RX ID</td>
<td>7:0</td>
<td>R</td>
<td>0xF5</td>
<td><strong>ID0</strong></td>
<td>First byte ID code: _</td>
</tr>
<tr>
<td>241</td>
<td>0xF1</td>
<td></td>
<td>7:0</td>
<td>R</td>
<td>0x55</td>
<td><strong>ID1</strong></td>
<td>Second byte of ID code: U</td>
</tr>
<tr>
<td>242</td>
<td>0xF2</td>
<td></td>
<td>7:0</td>
<td>R</td>
<td>0x48</td>
<td><strong>ID2</strong></td>
<td>Third byte of ID code. Value will be either B.</td>
</tr>
<tr>
<td>243</td>
<td>0xF3</td>
<td></td>
<td>7:0</td>
<td>R</td>
<td>0x39</td>
<td><strong>ID3</strong></td>
<td>Fourth byte of ID code: 9</td>
</tr>
<tr>
<td>244</td>
<td>0xF4</td>
<td></td>
<td>7:0</td>
<td>R</td>
<td>0x32</td>
<td><strong>ID4</strong></td>
<td>Fifth byte of ID code: 2</td>
</tr>
<tr>
<td>245</td>
<td>0xF5</td>
<td></td>
<td>7:0</td>
<td>R</td>
<td>0x36</td>
<td><strong>ID5</strong></td>
<td>Sixth byte of ID code: 6</td>
</tr>
</tbody>
</table>
9 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information
The DS90UB926Q-Q1, in conjunction with the DS90UB925Q-Q1, is intended for interface between a host (graphics processor) and a display. It supports a 24-bit color depth (RGB888) and high definition (720p) digital video format. The device allows to receive a three 8-bit RGB stream with a pixel rate up to 85 MHz together with three control bits (VS, HS and DE) and three I2S-bus audio stream with an audio sampling rate up to 192 kHz.

9.1.1 Display Application
The deserializer is expected to be located close to its target device. The interconnect between the deserializer and the target device is typically in the 1-inch to 3-inch separation range. The input capacitance of the target device is expected to be in the 5- to 10-pF range. Care should be taken on the PCLK output trace as this signal is edge sensitive and strobes the data. It is also assumed that the fanout of the deserializer is up to three in the repeater mode. If additional loads need to be driven, TI recommends a logic buffer or multiplexer (mux) device.
9.2 Typical Application

Figure 24. Typical Connection Diagram
Figure 24 shows a typical application of the DS90UB926Q-Q1 deserializer for an 85 MHz, 24-bit color display application. Inputs use 0.1-μF coupling capacitors to the line and the deserializer provides internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, seven 0.1-μF capacitors and two 4.7-μF capacitors should be used for local device bypassing. Ferrite beads are placed on the power lines for effective noise suppression. Since the device in the Pin/STRAP mode, two 10-kΩ pullup resistors are used on the parallel output bus to select the desired device features.

The interface to the target display is with 3.3-V LVCMOS levels, thus the VDDIO pins are connected to the 3.3-V rail. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.

### 9.2.1 Design Requirements

For the typical design application, use the following as input parameters.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>EXAMPLE VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDDIO</td>
<td>1.8 V or 3.3 V</td>
</tr>
<tr>
<td>VDD33</td>
<td>3.3 V</td>
</tr>
<tr>
<td>AC-coupling capacitor for RIN±</td>
<td>100 nF</td>
</tr>
<tr>
<td>PCLK frequency</td>
<td>78 MHz</td>
</tr>
</tbody>
</table>

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Transmission Media

The DS90UB925Q-Q1 and DS90UB926Q-Q1 chipset is intended to be used in a point-to-point configuration through a shielded twisted pair cable. The serializer and deserializer provide internal termination to minimize impedance discontinuities. The interconnect (cable and connector) between the serializer and deserializer should have a differential impedance of 100 Ω. The maximum length of cable that can be used is dependant on the quality of the cable (gauge, impedance), connector, board (discontinuities, power plane), the electrical environment (for example, power stability, ground noise, input clock jitter, PCLK frequency, etc.) and the application environment.
The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential eye opening of the serial data stream. The Receiver CML Monitor Driver Output Specifications define the acceptable data eye-opening width and eye-opening height. A differential probe should be used to measure across the termination resistor at the CMLOUTP/N pin Figure 2.

9.2.3 Application Curves

10 Power Supply Recommendations

10.1 Power Up Requirements and PDB Pin

When VDDIO and VDD33_X are powered separately, the VDDIO supply (1.8 V or 3.3 V) must ramp 100 µs before the other supply (VDD33_X) begins to ramp. If VDDIO is tied with VDD33_X, both supplies may ramp at the same time. The VDDs (VDD33_X and VDDIO) supply ramp must be faster than 1.5 ms with a monotonic rise. A large capacitor on the PDB pin is required to ensure PDB arrives after all the VDDs have settled to the recommended operating voltage. When PDB pin is pulled to VDDIO = 3 V to 3.6 V or VDD33_X, TI recommends using a 10-kΩ pullup and a > 10-µF capacitor to GND to delay the PDB input signal.

All inputs must not be driven until VDD33_X and VDDIO has reached its steady-state value.

Figure 28. Power-Up Sequence of DS90UB926Q-Q1
11 Layout

11.1 Layout Guidelines

Design the circuit board layout and stack-up for the FPD-Link III devices to provide low-noise power feed to the device. Good layout practice separates high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback, and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 µF to 0.1 µF. Tantalum capacitors may be in the 2.2-µF to 10-µF range. Voltage rating of the tantalum capacitors should be at least 5× the power supply voltage being used.

TI recommends surface-mount capacitors due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50-µF to 100-µF range and will smooth low-frequency switching noise. TI recommends connecting power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor increases the inductance of the path.

TI recommends a small body size X7R chip capacitor, such as 0603 or 0402, for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the CML lines to prevent coupling from the LVCMOS lines to the CML lines. Closely-coupled differential lines of 100 Ω are typically recommended for CML interconnect. The closely coupled lines help to ensure that coupled noise appears as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the WQFN style package is provided in AN-1187 Leadless Leadframe Package (LLP) (SNOA401).

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown in Table 13:

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>PIN COUNT</th>
<th>MKT DWG</th>
<th>PCB I/O PAD SIZE (mm)</th>
<th>PCB PITCH (mm)</th>
<th>PCB DAP SIZE (mm)</th>
<th>STENCIL I/O APERTURE (mm)</th>
<th>STENCIL DAP APERTURE (mm)</th>
<th>NUMBER of DAP APERTURE OPENINGS</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB926Q-Q1</td>
<td>60</td>
<td>NKB0060B</td>
<td>0.25 x 0.6</td>
<td>0.5</td>
<td>6.3 x 6.3</td>
<td>0.25 x 0.8</td>
<td>6.3 x 6.3</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 29 shows the PCB layout example derived from the layout design of the DS90UB926QSEVB evaluation board. The graphic and layout description are used to determine both proper routing and proper solder techniques when designing the Serializer board.
11.1.1 CML Interconnect Guidelines

See Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines (SNLA008) and AN-905 Transmission Line RAPIDESIGNER Operation and Applications Guide (SNLA035) for full details.

- Use 100-Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - S = space between the pair
  - 2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500-Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the TI web site at: www.ti.com/lvds.
11.2 Layout Examples

Figure 29. DS90UB926Q-Q1 Serializer Example Layout

Figure 30. 60-Pin WQFN Stencil Example of Via and Opening Placement
12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines (SNLA008)
- AN-905 Transmission Line RAPIDESIGNER Operation and Applications Guide (SNLA035)
- AN-1187 Leadless Leadframe Package (LLP) (SNOA401)
- LVDS Owner’s Manual (SNLA187)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community** TI's *Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** TI's *Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB926QS/Q/NOPB</td>
<td>ACTIVE</td>
<td>WQFN</td>
<td>NKB 60</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>Level-3-260C-168 HR</td>
<td>-40 to 105</td>
<td>UB926QSQ</td>
<td>Samples</td>
</tr>
<tr>
<td>DS90UB926QS/QE/NOPB</td>
<td>ACTIVE</td>
<td>WQFN</td>
<td>NKB 60</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>Level-3-260C-168 HR</td>
<td>-40 to 105</td>
<td>UB926QSQ</td>
<td>Samples</td>
</tr>
<tr>
<td>DS90UB926QS/QX/NOPB</td>
<td>ACTIVE</td>
<td>WQFN</td>
<td>NKB 60</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>Level-3-260C-168 HR</td>
<td>-40 to 105</td>
<td>UB926QSQ</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB926QSQ/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>1000</td>
<td>330.0</td>
<td>16.4</td>
<td>9.3</td>
<td>9.3</td>
<td>1.3</td>
<td>12.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>DS90UB926QSQE/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>250</td>
<td>178.0</td>
<td>16.4</td>
<td>9.3</td>
<td>9.3</td>
<td>1.3</td>
<td>12.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>DS90UB926QSQX/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>2000</td>
<td>330.0</td>
<td>16.4</td>
<td>9.3</td>
<td>9.3</td>
<td>1.3</td>
<td>12.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers
**TAPE AND REEL BOX DIMENSIONS**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB926QSQ/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>1000</td>
<td>367.0</td>
<td>367.0</td>
<td>38.0</td>
</tr>
<tr>
<td>DS90UB926QSQE/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>DS90UB926QSQX/NOPB</td>
<td>WQFN</td>
<td>NKB</td>
<td>60</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>38.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated