



HIGH COMMON-MODE VOLTAGE DIFFERENCE AMPLIFIER

FEATURES


- Common-Mode Voltage Range: ±275 V
- Minimum CMRR: 84 dB from -55°C to +125°C
- DC Specifications:
 - Maximum Offset Voltage: 3500 μV
 - Maximum Gain Error: 0.047%
 - Maximum Gain Nonlinearity: 0.001% FSR at 25°C
- AC Performance:
 - Bandwidth: 500 kHz
 - Typical Slew Rate: 5 V/µs
- Wide Supply Range: ±2.0 V to ±18 V
 - Maximum Quiescent Current: 1100 μA
 - Output Swing on ±15-V Supplies: ±13.5 V
- Input Protection:
 - Common-Mode: ±500 VDifferential: ±500 V

APPLICATIONS

- High-Voltage Current Sensing
- Battery Cell Voltage Monitoring
- Power-Supply Current Monitoring
- Motor Controls
- Replacement for Isolation Circuits

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges available - contact factory

DESCRIPTION

The INA149 is a precision unity-gain difference amplifier with a very high input common-mode voltage range. It is a single, monolithic device that consists of a precision op amp and an integrated thin-film resistor network. The INA149 can accurately measure small differential voltages in the presence of common-mode signals up to ±275 V. The INA149 inputs are protected from momentary common-mode or differential overloads of up to 500 V.

In many applications, where galvanic isolation in not required, the INA149 can replace isolation amplifiers. This ability can eliminate costly isolated input side power supplies and the associated ripple, noise, and quiescent current. The excellent 0.0005% nonlinearity and 500-kHz bandwidth of the INA149 are superior to those of conventional isolation amplifiers.

The INA149 is pin-compatible with the INA117 and INA148 type high common-mode voltage amplifiers and offers improved performance over both devices. The INA149 is available in the SOIC-8 package with operation specified over the military temperature range of –55°C to +125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

T _A	PACKAGE	ORDERABLE PART NUMBER	PACKAGE MARKING	VID NUMBER
-55°C to 125°C	SOIC-8 - D	INA149AMDREP	INA149AM	V62/12614-01XE

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		INA149	UNIT	
Supply voltage	(V+) - (V-)	40	V	
Input voltage range	Continuous	300	V	
Common-mode and differential, 10 s		500	V	
Maximum Voltage on REF _A and REF _B		(V-) - 0.3 to $(V+) + 0.3$	V	
Input current on any input pin (2)		10 mA		
Output short-circuit current duration		Indefinite		
Operating temperature range		-55 to +125	°C	
Storage temperature range		-65 to +150	°C	
Junction temperature		+150	°C	
	Human body model (HBM)	1500	V	
ESD rating	Charged device model (CDM)	1000	V	
	Machine model (MM)	100	V	

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

⁽²⁾ REF_A and REF_B are diode clamped to the power-supply rails. Signals applied to these pins that can swing more than 0.3 V beyond the supply rails should be limited to 10 mA or less.

www.ti.com

THERMAL INFORMATION

		INA149	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	110	
$\theta_{ m JCtop}$	Junction-to-case (top) thermal resistance (3)	57	
θ_{JB}	Junction-to-board thermal resistance (4)	54	0000
Ψлт	Junction-to-top characterization parameter ⁽⁵⁾	11	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	53	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	1

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Copyright © 2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS: V+ = +15 V and V- = -15 V

At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_{CM} = REF_A = REF_B = GND, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN					
Initial	$V_{OUT} = \pm 10.0 \text{ V},$		1		V/V
Gain error	$V_{OUT} = \pm 10.0 \text{ V}, T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.005	±0.047	%FSR
Gain	vs temperature, T _A = -55°C to +125°C		±1.5		ppm/°C
Nonlinearity			±0.0005	±0.001	%FSR
OFFSET VOLTAGE	1			+	
	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		350	3500	μV
Initial offset	vs temperature, T _A = -55°C to +125°C		2.5		μV/°C
miliai onset	vs supply (PSRR), $V_S = \pm 2$ V to ± 18 V, $T_A = -55$ °C to ± 125 °C	90	120		dB
INPUT				"	
	Differential		800		kΩ
Impedance	Common-mode		200		kΩ
	Differential	-13.5		13.5	V
Voltage range	Common-mode	-275		275	V
	At dc, $V_{CM} = \pm 275 \text{ V}$, $T_A = -55^{\circ}\text{C}$ to $\pm 125^{\circ}\text{C}$	84	98		dB
Common-mode rejection (CMRR)	At ac, 500 Hz, V _{CM} = 500 V _{PP}		90		dB
(CIVICK)	At ac, 1 kHz, V _{CM} = 500 V _{PP}		90		dB
OUTPUT				"	
Voltage range	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	-13.5		13.5	V
Short-circuit current			±25		mA
Capacitive load drive	No sustained oscillations		10		nF
OUTPUT NOISE VOLTAGE				,	
0.01 Hz to 10 Hz			20		μV_{PP}
10 kHz			550		nV/√ Hz
DYNAMIC RESPONSE				"	
Small-signal bandwidth			500		kHz
Slew rate	$V_{OUT} = \pm 10$ -V step, $T_A = -55$ °C to ± 125 °C	1.7	5		V/µs
Full-power bandwidth	$V_{OUT} = 20 V_{PP}$		32		kHz
Settling time	0.01%, V _{OUT} = 10-V step		7		μs
POWER SUPPLY				1	
Voltage range		±2		±18	V
Outenant	V _S = ±18 V, V _{OUT} = 0 V		810	950	μΑ
Quiescent current	vs temperature, T _A = -55°C to +125°C		0.95	1.1	mA
TEMPERATURE RANGE				"	
Specified		-55		+125	°C
Operating		-55		+125	°C
Storage		-65		+150	°C


www.ti.com

ELECTRICAL CHARACTERISTICS: V+ = 5 V and V- = 0 V

At T_A = +25°C, R_L = 2 k Ω connected to 2.5 V, and V_{CM} = REF_A = REF_B = 2.5 V, unless otherwise noted.

	DADAMETED TEST CONDITIONS				
PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
GAIN			·		
Initial	V _{OUT} = 1.5 V to 3.5 V	1		V/V	
Gain error	V _{OUT} = 1.5 V to 3.5 V	±0.005		%FSR	
Gain	vs temperature, T _A = -55°C to +125°C	±1.5		ppm/°C	
Nonlinearity		±0.0005		%FSR	
OFFSET VOLTAGE					
		350		μV	
Initial offset	vs temperature, T _A = -55°C to +125°C	3		μV/°C	
	vs supply (PSRR), $V_S = 4 \text{ V to 5 V}$	120		dB	
INPUT					
lana a da na a	Differential	800		kΩ	
Impedance	Common-mode	200		kΩ	
	Common-mode	-20	25	V	
	At dc, $V_{CM} = -20 \text{ V}$ to 25 V	100		dB	
	vs temperature, T _A = -55°C to +125°C, at dc	100		dB	
Common-mode rejection	At ac, 500 Hz, V _{CM} = 49 V _{PP}	100		dB	
	At ac, 1 kHz, V _{CM} = 49 V _{PP}	90		dB	
ОUТРUТ			,		
Voltage range		1.7	3.4	V	
Short-circuit current		±15		mA	
Capacitive load drive	No sustained oscillations	10		nF	
OUTPUT NOISE VOLTAGE			,		
0.01 Hz to 10 Hz		20		μV_{PP}	
10 kHz		550		nV/√ Hz	
DYNAMIC RESPONSE					
Small-signal bandwidth		500		kHz	
Slew rate	V _{OUT} = 2 V _{PP} step	5		V/µs	
Full-power bandwidth	V _{OUT} = 2 V _{PP}	32		kHz	
Settling time	0.01%, V _{OUT} = 2 V _{PP} step	7		μs	
POWER SUPPLY			,		
Voltage range		5		V	
Outros of summer	V _S = 5 V	810		μA	
Quiescent current	vs temperature, T _A = −55°C to +125°C	1		mA	






- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. INA149 Wirebond Life Derating Chart



PIN CONFIGURATION



PIN DESCRIPTIONS

- III									
NAME	NO.	DESCRIPTION							
–IN	2	Inverting input							
+IN	3	Noninverting input							
NC	8	No internal connection							
REF _A	5	Reference input							
REFB	1	Reference input							
V–	4	Negative power supply							
V+	7	Positive power supply ⁽¹⁾							
V _{OUT}	6	Output							

(1) In this document, (V+) - (V-) is referred to as V_S .



TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, $R_L = 2 \text{ k}\Omega$ connected to ground, and $V_S = \pm 15 \text{ V}$, unless otherwise noted.







Figure 2.




COMMON-MODE OPERATING RANGE vs POWER-SUPPLY VOLTAGE 400 350



TYPICAL GAIN ERROR FOR $R_L = 2 k\Omega$



TYPICAL GAIN ERROR FOR $R_L = 10 \text{ k}\Omega$ (Curves Offset for Clarity)



TYPICAL GAIN ERROR FOR $R_L = 1 \text{ k}\Omega$ (Curves Offset for Clarity)





Figure 7.



At $T_A = +25$ °C, $R_L = 2 \text{ k}\Omega$ connected to ground, and $V_S = \pm 15 \text{ V}$, unless otherwise noted.

TYPICAL GAIN ERROR FOR LOW SUPPLY VOLTAGES (Curves Offset for Clarity)






Figure 9.





Figure 10.

GAIN NONLINEARITY



OUTPUT VOLTAGE vs LOAD CURRENT







Figure 12.







At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_S = ±15 V, unless otherwise noted.









POSITIVE PSRR vs FREQUENCY





Figure 16.



MAXIMUM POWER DISSIPATION vs TEMPERATURE





Figure 19.



At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_S = ±15 V, unless otherwise noted.








Figure 21.




Figure 22.




Figure 23.




Figure 24.





Figure 25.



At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_S = ±15 V, unless otherwise noted.









Figure 27.






OFFSET VOLTAGE vs TEMPERATURE 2000 1600 1200 Offset Voltage (µV)
008
008
008 -1200 -1600 -2000 50 _75 _50 _25 25 75 100 125 150 175 Temperature (°C)


Figure 30.








At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_S = ±15 V, unless otherwise noted.

















Copyright © 2012, Texas Instruments Incorporated





At T_A = +25°C, R_L = 2 k Ω connected to ground, and V_S = ±15 V, unless otherwise noted.















Figure 42.



APPLICATION INFORMATION

BASIC INFORMATION

Figure 44 shows the basic connections required for dual-supply operation. Applications with noisy or highimpedance power-supply lines may require decoupling capacitors placed close to the device pins. The output voltage is equal to the differential input voltage between pins 2 and 3. The common-mode input voltage is rejected. Figure 45 shows the basic connections required for single-supply operation.



Dual-Supply Operation

Figure 44. Basic Power and Signal Connections for Figure 45. Basic Power and Signal Connections for **Single-Supply Operation**

TRANSFER FUNCTION

Most applications use the INA149 as a simple unity-gain difference amplifier. The transfer function is given in Equation 1:

$$V_{OLIT} = (+IN) - (-IN) \tag{1}$$

Some applications, however, apply voltages to the reference terminals (REF_A and REF_B). The complete transfer function is given in Equation 2:

$$V_{OUT} = (+IN) - (-IN) + 20 \times REF_A - 19 \times REF_B$$
 (2)

COMMON-MODE RANGE

The high common-mode range of the INA149 is achieved by dividing down the input signal with a high precision resistor divider. This resistor divider brings both the positive input and the negative input within the input range of the internal operational amplifier. This input range depends on the supply voltage of the INA149.

Both Figure 3 and Figure 4 can be used to determine the maximum common-mode range for a specific supply voltage. The maximum common-mode range can also be calculated by ensuring that both the positive and the negative input of the internal amplifier are within 1.5 V of the supply voltage.

In case the voltage at the inputs of the internal amplifier exceeds the supply voltage, the internal ESD diodes start conducting current. This current must be limited to 10 mA to make sure not to exceed the absolute maximum ratings for the device.




COMMON-MODE REJECTION

Common-mode rejection (CMR) of the INA149 depends on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, it is important to have low source impedance driving the two inputs. A 75- Ω resistance in series with pins 2 or 3 decreases the common-mode rejection ratio (CMRR) from 100 dB (typical) to 74 dB.

Resistance in series with the reference pins also degrades CMR. A 4- Ω resistance in series with pins 1 or 5 decreases CMRR from 100 dB to 74 dB.

Most applications do not require trimming. Figure 46 shows an optional circuit that may be used for trimming offset voltage and common-mode rejection.



(1) The OPA171 (a 36-V, low-power, RRO, general-purpose operational amplifier) can be used for this application.

Figure 46. Offset Voltage Trim Circuit



MEASURING CURRENT

The INA149 can be used to measure a current by sensing the voltage drop across a series resistor, R_S. Figure 47 shows the INA149 used to measure the supply currents of a device under test.

The sense resistor imbalances the input resistor matching of the INA149, thus degrading its CMR. Also, the input impedance of the INA149 loads $R_{\rm S}$, causing gain error in the voltage-to-current conversion. Both of these errors can be easily corrected.

The CMR error can be corrected with the addition of a compensation resistor (R_C), equal to the value of R_S , as shown in Figure 47. If R_S is less than 5 Ω , degradation in the CMR is negligible and R_C can be omitted. If R_S is larger than approximately 1 $k\Omega$, trimming R_C may be required to achive greater than 84-dB CMR. This error is caused by the INA149 input impedance mismatch.




Figure 47. Measuring Supply Currents of a Device Under Test

If R_S is more than approximately 50 Ω , the gain error is greater than the 0.02% specification of the INA149. This gain error can be corrected by slightly increasing the value of R_S . The corrected value (R_S ') can be calculated by R_S ' = $R_S \times 380 \text{ k}\Omega/(380 \text{ k}\Omega - R_S)$




NOISE PERFORMANCE

The wideband noise performane of the INA149 is dominated by the internal resistor network. The thermal or *Johnson noise* of these resistors measures approximately 550 nV/ $\sqrt{\text{Hz}}$. The internal op amp contributes virtually no excess noise at frequencies above 100 Hz.

Many applications may be satisfied with less than the full 500-kHz bandwidth of the INA149. In these cases, the noise can be reduced with a low-pass filter on the output. The two-pole filter shown in Figure 48 limits bandwidth and reduces noise. Because the INA149 has a 1/f noise corner frequency of approximately 100 Hz, a cutoff frequency below 100 Hz does not further reduce noise.

Component values for different filter frequencies are shown in Table 1.



(1) For most applications, the OPA171 can be used as an operational amplifier. For directly driving successive-approximation register (SAR) data converters, the OPA140 is a good choice.

Figure 48. Output Filter for Noise Reduction

Table 1. Components Values for Different Filter Bandwidths

BUTTERWORTH LOW-PASS (f _{-3 dB})	OUTPUT NOISE (mV _{PP})	R ₁	R ₂	C ₁	C ₂			
200 kHz	1.8	No filter						
100 kHz	1.1	11 kΩ	11.3 kΩ	100 pF	200 pF			
10 kHz	0.35	11 kΩ	11.3 kΩ	1 nF	2 nF			
1 kHz	0.11	11 kΩ	11.3 kΩ	10 nF	20 nF			
100 Hz	0.05	11 kΩ	11.3 kΩ	0.1 μF	0.2 μF			



BATTERY CELL VOLTAGE MONITOR

The INA149 can be used to measure the voltages of single cells in a stacked battery pack. Figure 49 shows an examples for such an application.




Figure 49. Battery Cell Voltage Monitor



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA149AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 149AM	Samples
V62/12614-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 149AM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF INA149-EP:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA149AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	INA149AMDREP	SOIC	D	8	2500	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated