LM3102 Synchronous 1-MHz, 2.5-A Step-Down Voltage Regulator

1 Features
- Low Component Count and Small Solution Size
- Stable With Ceramic and Other Low-ESR Capacitors
- No Loop Compensation Required
- High Efficiency at a Light Load by DCM Operation
- Prebias Start-Up
- Ultra-Fast Transient Response
- Programmable Soft-Start
- Programmable Switching Frequency up to 1 MHz
- Valley Current Limit
- Output Overvoltage Protection
- Precision Internal Reference for an Adjustable Output Voltage Down to 0.8 V
- Thermal Shutdown
- Key Specifications
  - Input Voltage Range 4.5 V to 42 V
  - 2.5-A Output Current
  - 0.8 V, ±1.5% Reference
  - Integrated Dual N-Channel Main and Synchronous MOSFETs
  - Thermally Enhanced HTSSOP-20 Package

2 Applications
- 5-VDC, 12-VDC, 24-VDC, 12-VAC, and 24-VAC Systems
- Embedded Systems and Industrial Control
- Automotive Telematics and Body Electronics
- Point of Load Regulators
- Storage Systems
- Broadband Infrastructure
- Direct Conversion from 2-, 3-, and 4-Cell Lithium Batteries Systems

3 Description
The LM3102 Synchronously Rectified Buck Converter features all required functions to implement a highly efficient and cost-effective buck regulator. The device can supply 2.5 A to loads with an output voltage as low as 0.8 V. Dual N-channel synchronous MOSFET switches allow a low component count, thus reducing complexity and minimizing board size.

Different from most other COT regulators, the LM3102 does not rely on output capacitor ESR for stability, and is designed to work exceptionally well with ceramic and other very low-ESR output capacitors. The device requires no loop compensation, results in a fast load transient response and simple circuit implementation. The operating frequency remains nearly constant with line variations due to the inverse relationship between the input voltage and the ON-time. The operating frequency can be externally programmed up to 1 MHz. Protection features include V_{CC} undervoltage lockout (UVLO), output overvoltage protection, thermal shutdown, and gate drive UVLO. The LM3102 is available in the thermally enhanced HTSSOP-20 package, and LM3102 is also available in a DSBGA low-profile chip-scale package with reduced output current.

Device Information(1)

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3102</td>
<td>DSBGA (28)</td>
<td>3.645 mm x 2.45 mm</td>
</tr>
<tr>
<td>LM3102</td>
<td>HTSSOP (20)</td>
<td>6.50 mm x 4.40 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Load Current (V_{OUT} = 3.3 V)
Table of Contents

1 Features .................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History ..................................................... 2
5 Pin Configuration and Functions ................................. 3
6 Specifications ................................................................ 4
   6.1 Absolute Maximum Ratings ..................................... 4
   6.2 ESD Ratings ............................................................ 4
   6.3 Recommended Operating Conditions ......................... 4
   6.4 Thermal Information .................................................. 4
   6.5 Electrical Characteristics ........................................... 5
   6.6 Typical Characteristics ............................................. 7
7 Detailed Description ............................................ 11
   7.1 Overview ................................................................. 11
   7.2 Functional Block Diagram ........................................ 11
   7.3 Feature Description .................................................. 11
7.4 Device Functional Modes ........................................ 14
8 Application and Implementation ................................. 16
   8.1 Application Information .......................................... 16
   8.2 Typical Application .................................................. 16
   8.3 System Examples ..................................................... 20
9 Power Supply Recommendations ............................... 21
10 Layout .................................................................. 21
    10.1 Layout Guidelines .................................................. 21
    10.2 Layout Example ..................................................... 21
11 Device and Documentation Support ........................... 23
    11.1 Community Resources ........................................... 23
    11.2 Trademarks ............................................................ 23
    11.3 Electrostatic Discharge Caution ................................ 23
    11.4 Glossary .............................................................. 23
12 Mechanical, Packaging, and Orderable Information .. 23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (June 2015) to Revision I

Page

• Changed LM3102 and LM3102-Q1 to Stand Alone data sheets ................................................................. 1

Changes from Revision G (January 2012) to Revision H

Page

• Updated the LM3102Q part number to LM3102-Q1 ............................................................................................................. 1
• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ................................................................. 1

Copyright © 2007–2018, Texas Instruments Incorporated
## 5 Pin Configuration and Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN NO.</td>
<td>BALL NO.</td>
<td>NAME</td>
</tr>
<tr>
<td>A2</td>
<td>—</td>
<td>SW</td>
</tr>
<tr>
<td>A3</td>
<td>—</td>
<td>BST</td>
</tr>
<tr>
<td>B2</td>
<td>—</td>
<td>SS</td>
</tr>
<tr>
<td>B3</td>
<td>—</td>
<td>GND</td>
</tr>
<tr>
<td>C2</td>
<td>—</td>
<td>VCC</td>
</tr>
<tr>
<td>C3</td>
<td>—</td>
<td>FB</td>
</tr>
<tr>
<td>D2</td>
<td>—</td>
<td>EN</td>
</tr>
<tr>
<td>D3</td>
<td>—</td>
<td>RON</td>
</tr>
<tr>
<td>D4</td>
<td>—</td>
<td>VCC</td>
</tr>
<tr>
<td>E3</td>
<td>—</td>
<td>VCC</td>
</tr>
<tr>
<td>E4</td>
<td>—</td>
<td>SS</td>
</tr>
<tr>
<td>F1</td>
<td>—</td>
<td>GND</td>
</tr>
<tr>
<td>F2</td>
<td>—</td>
<td>BST</td>
</tr>
<tr>
<td>F3</td>
<td>—</td>
<td>SS</td>
</tr>
<tr>
<td>G1</td>
<td>—</td>
<td>FB</td>
</tr>
<tr>
<td>G2</td>
<td>—</td>
<td>SS</td>
</tr>
<tr>
<td>G3</td>
<td>—</td>
<td>VCC</td>
</tr>
</tbody>
</table>

**LM3102**

Product Folder Links: **LM3102**

Copyright © 2007–2018, Texas Instruments Incorporated
Pin Functions (continued)

<table>
<thead>
<tr>
<th>NAME</th>
<th>PIN NO.</th>
<th>BALL NO.</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PGND</td>
<td>17</td>
<td>A1</td>
<td>Ground</td>
<td>Power Ground</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>18</td>
<td>C1</td>
<td>Ground</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EP</td>
<td>EP</td>
<td>—</td>
<td>Ground</td>
<td>Exposed Pad</td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN, RON to AGND</td>
<td>–0.3</td>
<td>43.5</td>
</tr>
<tr>
<td>SW to AGND</td>
<td>–0.3</td>
<td>43.5</td>
</tr>
<tr>
<td>SW to AGND (Transient)</td>
<td>–2 (&lt; 100 ns)</td>
<td></td>
</tr>
<tr>
<td>VIN to SW</td>
<td>–0.3</td>
<td>43.5</td>
</tr>
<tr>
<td>BST to SW</td>
<td>–0.3</td>
<td>7</td>
</tr>
<tr>
<td>All Other Inputs to AGND</td>
<td>–0.3</td>
<td>7</td>
</tr>
<tr>
<td>Junction Temperature, (T_J)</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature, (T_{stg})</td>
<td>–65</td>
<td>150</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{(ESD)})</td>
<td>Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(^{(1)})</td>
</tr>
</tbody>
</table>

\(^{(1)}\) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage Range (VIN)</td>
<td>4.5</td>
<td>42</td>
</tr>
<tr>
<td>Junction Temperature Range ((T_J))</td>
<td>–40</td>
<td>125</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>LM3102 PWP (HTSSOP)</th>
<th>LM3102 YPA (DSBGA)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R_{JA}) Junction-to-ambient thermal resistance</td>
<td>30</td>
<td>50</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{JC(top)}) Junction-to-case (top) thermal resistance</td>
<td>6.5</td>
<td>—</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

\(^{(1)}\) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics
Specifications with standard type are for $T_J = 25°C$ unless otherwise specified. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25°C$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 18$ V, $V_{OUT} = 3.3$ V.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>START-UP REGULATOR, $V_{CC}$</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{CC}$</td>
<td>$V_{CC}$ output voltage</td>
<td>$C_{CC} = 680$ nF, no load</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>5</td>
<td>7.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN} - V_{CC}$</td>
<td>$V_{IN} - V_{CC}$ dropout voltage</td>
<td>$I_{CC} = 2$ mA</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>50</td>
<td>200</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{CC} = 20$ mA</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>350</td>
<td>570</td>
</tr>
<tr>
<td>$I_{VCC}$</td>
<td>$V_{CC}$ current limit</td>
<td>$V_{CC} = 0$ V</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>65</td>
<td>mA</td>
</tr>
<tr>
<td>$V_{CC-UVLO}$</td>
<td>$V_{CC}$ undervoltage lockout threshold (UVLO)</td>
<td>$V_{IN}$ increasing</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>3.75</td>
<td>3.9</td>
</tr>
<tr>
<td>$V_{CC-UVLO-HYS}$</td>
<td>$V_{CC}$ UVLO hysteresis</td>
<td>$V_{IN}$ decreasing – HTSSOP package</td>
<td></td>
<td>130</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{CC}$ UVLO hysteresis</td>
<td>$V_{IN}$ decreasing – DSBGA package</td>
<td>150</td>
<td>mV</td>
</tr>
<tr>
<td>$t_{VCC-UVLO-D}$</td>
<td>$V_{CC}$ UVLO filter delay</td>
<td></td>
<td></td>
<td>3</td>
<td>$\mu$s</td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>$I_{IN}$ operating current</td>
<td>No switching, $V_{FB} = 1$ V</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.7</td>
<td>1</td>
</tr>
<tr>
<td>$I_{IN-SD}$</td>
<td>$I_{IN}$ operating current, Device shutdown</td>
<td>$V_{EN} = 0$ V</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>25</td>
<td>40</td>
</tr>
<tr>
<td><strong>SWITCHING CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{DS-UP-ON}$</td>
<td>Main MOSFET $R_{DS(on)}$</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.18</td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{DS-DN-ON}$</td>
<td>Syn. MOSFET $R_{DS(on)}$</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.11</td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{G-UVLO}$</td>
<td>Gate drive voltage UVLO</td>
<td>$V_{BST} - V_{SW}$ increasing</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>3.3</td>
<td>4</td>
</tr>
<tr>
<td><strong>SOFT-START</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{SS}$</td>
<td>SS pin source current</td>
<td>$V_{SS} = 0.5$ V</td>
<td>over the full Operating Junction Temperature ($T_J$) range</td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>

(1) $V_{CC}$ provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.
Electrical Characteristics (continued)

Specifications with standard type are for $T_J = 25^\circ C$ unless otherwise specified. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ C$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 18$ V, $V_{OUT} = 3.3$ V.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURRENT LIMIT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{CL}$</td>
<td>Syn. MOSFET current limit threshold</td>
<td>LM3102</td>
<td>2.7</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$I_{CL}$</td>
<td>Syn. MOSFET current limit threshold</td>
<td>LM3102TLX–1</td>
<td>1.5</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>ON/OFF TIMER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{on}$</td>
<td>ON timer pulse width</td>
<td>$V_{IN} = 10$ V, $R_{ON} = 100$ kΩ</td>
<td>1.38</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{IN} = 30$ V, $R_{ON} = 100$ kΩ</td>
<td>0.47</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{on-MIN}$</td>
<td>ON timer minimum pulse width</td>
<td></td>
<td>150</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{off}$</td>
<td>OFF timer pulse width</td>
<td></td>
<td>260</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>ENABLE INPUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{EN}$</td>
<td>EN Pin input threshold</td>
<td>$V_{EN}$ rising over the full Operating Junction Temperature ($T_J$) range</td>
<td>1.13</td>
<td>1.23</td>
<td>V</td>
</tr>
<tr>
<td>$V_{EN-HYS}$</td>
<td>Enable threshold hysteresis</td>
<td>$V_{EN}$ falling</td>
<td>90</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>REGULATION AND OVERVOLTAGE COMPARATOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{FB}$</td>
<td>In-regulation feedback voltage</td>
<td>$V_{SS} \geq 0.8$ V $T_J = -40^\circ C$ to $+125^\circ C$ over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{SS} \geq 0.8$ V $T_J = 0^\circ C$ to $+125^\circ C$ over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.784</td>
<td>0.816</td>
<td></td>
</tr>
<tr>
<td>$V_{FB-OV}$</td>
<td>Feedback overvoltage threshold over the full Operating Junction Temperature ($T_J$) range</td>
<td>0.92</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.888</td>
<td>0.945</td>
<td></td>
</tr>
<tr>
<td>$I_{FB}$</td>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>THERMAL SHUTDOWN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{SD}$</td>
<td>Thermal shutdown temperature</td>
<td>$T_J$ rising</td>
<td>165</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>$T_{SD-HYS}$</td>
<td>Thermal shutdown temperature hysteresis</td>
<td>$T_J$ falling</td>
<td>20</td>
<td></td>
<td>°C</td>
</tr>
</tbody>
</table>
6.6 Typical Characteristics
All curves are taken at \( V_{IN} = 18 \) V with the configuration in the typical application circuit for \( V_{OUT} = 3.3 \) V shown in this data sheet. \( T_A = 25^\circ \)C, unless otherwise specified.

**Figure 1.** Quiescent Current, \( I_{IN} \) vs \( V_{IN} \)

**Figure 2.** \( V_{CC} \) vs \( I_{CC} \)

**Figure 3.** \( V_{CC} \) vs \( V_{IN} \)

**Figure 4.** \( t_{on} \) vs \( V_{IN} \)

**Figure 5.** Switching Frequency, \( f_{SW} \) vs \( V_{IN} \)

**Figure 6.** \( V_{FB} \) vs Temperature
Typical Characteristics (continued)

All curves are taken at $V_{IN} = 18$ V with the configuration in the typical application circuit for $V_{OUT} = 3.3$ V shown in this data sheet, $T_A = 25°C$, unless otherwise specified.

---

Figure 7. $R_{DS(on)}$ vs Temperature

Figure 8. Efficiency vs Load Current ($V_{OUT} = 3.3$ V)

Figure 9. $V_{OUT}$ Regulation vs Load Current ($V_{OUT} = 3.3$ V)

Figure 10. Efficiency vs Load Current ($V_{OUT} = 0.8$ V)

Figure 11. $V_{OUT}$ Regulation vs Load Current ($V_{OUT} = 0.8$ V)

Figure 12. Power Up ($V_{OUT} = 3.3$ V, 2.5 A Loaded)
Typical Characteristics (continued)

All curves are taken at $V_{IN} = 18$ V with the configuration in the typical application circuit for $V_{OUT} = 3.3$ V shown in this data sheet, $T_A = 25^\circ$C, unless otherwise specified.

- **Figure 13.** Enable Transient ($V_{OUT} = 3.3$ V, 2.5 A Loaded)
- **Figure 14.** Shutdown Transient ($V_{OUT} = 3.3$ V, 2.5 A Loaded)
- **Figure 15.** Continuous Mode Operation ($V_{OUT} = 3.3$ V, 2.5 A Loaded)
- **Figure 16.** Discontinuous Mode Operation ($V_{OUT} = 3.3$ V, 0.025 A Loaded)
- **Figure 17.** DCM to CCM Transition ($V_{OUT} = 3.3$ V, 0.15-A - 2.5-A Load)
- **Figure 18.** Load Transient ($V_{OUT} = 3.3$ V, 0.25-A - 2.5-A Load, Current Slew Rate: 2.5 A/µs)
Typical Characteristics (continued)

All curves are taken at $V_{\text{IN}} = 18\, \text{V}$ with the configuration in the typical application circuit for $V_{\text{OUT}} = 3.3\, \text{V}$ shown in this data sheet. $T_A = 25^\circ\text{C}$, unless otherwise specified.

![Figure 19. DSBGA Valley Current Limit $V_{\text{OUT}} = 5\, \text{V}$ at $25^\circ\text{C}$](image-url)
7 Detailed Description

7.1 Overview

The LM3102 Step-Down Switching Regulator features all required functions to implement a cost-effective, efficient buck power converter capable of supplying 2.5 A to a load. It contains Dual N-channel main and synchronous MOSFETs. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response and simple circuit implementation. The regulator can function properly even with an all ceramic output capacitor network, and does not rely on the ESR of the output capacitor for stability. The operating frequency remains constant with line variations due to the inverse relationship between the input voltage and the ON-time. The valley current limit detection circuit, with the limit set internally at 2.7 A, inhibits the main MOSFET until the inductor current level subsides.

The LM3102 can be applied in numerous applications and can operate efficiently for inputs as high as 42 V. Protection features include output overvoltage protection, thermal shutdown, \( V_{CC} \) UVLO, gate drive UVLO. The LM3102 is available in the thermally enhanced HTSSOP-20 package.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 COT Control Circuit Overview

COT control is based on a comparator and a one-shot ON-timer, with the output voltage feedback (feeding to the FB pin) compared with an internal reference of 0.8 V. If the voltage of the FB pin is below the reference, the main MOSFET is turned on for a fixed ON-time determined by a programming resistor \( R_{ON} \) and the input voltage \( V_{IN} \), upon which the ON-time varies inversely. Following the ON-time, the main MOSFET remains off for a minimum of 260 ns. Then, if the voltage of the FB pin is below the reference, the main MOSFET is turned on again for another ON-time period. The switching will continue to achieve regulation.
Feature Description (continued)

The regulator will operate in the discontinuous conduction mode (DCM) at a light load, and the continuous conduction mode (CCM) with a heavy load. In the DCM, the current through the inductor starts at zero and ramps up to a peak during the ON-time, and then ramps back to zero before the end of the OFF-time. It remains zero and the load current is supplied entirely by the output capacitor. The next ON-time period starts when the voltage at the FB pin falls below the internal reference. The operating frequency in the DCM is lower and varies larger with the load current as compared with the CCM. Conversion efficiency is maintained because conduction loss and switching loss are reduced with the reduction in the load and the switching frequency, respectively. The operating frequency in the DCM can be calculated approximately as follows:

\[
 f_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{-15} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^2} \tag{1}
\]

In the continuous conduction mode (CCM), the current flows through the inductor in the entire switching cycle, and never reaches zero during the OFF-time. The operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

\[
 f_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-15} \times R_{ON}} \tag{2}
\]

The output voltage is set by two external resistors \( R_{FB1} \) and \( R_{FB2} \). The regulated output voltage is

\[
 V_{OUT} = 0.8V \times \frac{(R_{FB1} + R_{FB2})}{R_{FB2}} \tag{3}
\]

7.3.2 Start-Up Regulator (\( V_{CC} \))

A startup regulator is integrated within the LM3102. The input pin \( V_{IN} \) can be connected directly to a line voltage up to 42 V. The \( V_{CC} \) output regulates at 6 V, and is current limited to 65 mA. Upon power up, the regulator sources current into an external capacitor \( C_{VCC} \), which is connected to the VCC pin. For stability, \( C_{VCC} \) must be at least 680 nF. When the voltage on the VCC pin is higher than the UVLO threshold of 3.75 V, the main MOSFET is enabled and the SS pin is released to allow the soft-start capacitor \( C_{SS} \) to charge.

The minimum input voltage is determined by the dropout voltage of the regulator and the \( V_{CC} \) UVLO falling threshold (≈3.7 V). If \( V_{IN} \) is less than ≈4.0 V, the regulator shuts off and \( V_{CC} \) goes to zero.

7.3.3 Regulation Comparator

The feedback voltage at the FB pin is compared to a 0.8-V internal reference. In normal operation (the output voltage is regulated), an ON-time period is initiated when the voltage at the FB pin falls below 0.8 V. The main MOSFET stays on for the ON-time, causing the output voltage and consequently the voltage of the FB pin to rise above 0.8 V. After the ON-time period, the main MOSFET stays off until the voltage of the FB pin falls below 0.8 V again. Bias current at the FB pin is nominally 5 nA.

7.3.4 Zero Coil Current Detect

The current of the synchronous MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next ON-time. This circuit enables the DCM operation, which improves the efficiency at a light load.

7.3.5 Overvoltage Comparator

The voltage at the FB pin is compared to a 0.92-V internal reference. If the voltage rises above 0.92 V, the ON-time is immediately terminated. This condition is known as overvoltage protection (OVP). It can occur if the input voltage or the output load changes suddenly. Once the OVP is activated, the main MOSFET remains off until the voltage at the FB pin falls below 0.92 V. The synchronous MOSFET will stay on to discharge the inductor until the inductor current reduces to zero, and then switch off.
Feature Description (continued)

### 7.3.6 Current Limit

Current limit detection is carried out during the OFF-time by monitoring the re-circulating current through the synchronous MOSFET. Referring to the Functional Block Diagram, when the main MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.7 A, the current limit comparator toggles, and as a result disabling the start of the next ON-time period. The next switching cycle starts when the re-circulating current falls back below 2.7 A (and the voltage at the FB pin is below 0.8V). The inductor current is monitored during the ON-time of the synchronous MOSFET. As long as the inductor current exceeds 2.7 A, the main MOSFET will remain inhibited to achieve current limit. The operating frequency is lower during current limit due to a longer OFF-time.

Figure 20 illustrates an inductor current waveform. On average, the output current $I_{\text{OUT}}$ is the same as the inductor current $I_L$, which is the average of the rippled inductor current. In case of current limit (the current limit portion of Figure 20), the next ON-time will not initiate until that the current drops below 2.7 A (assume the voltage at the FB pin is lower than 0.8 V). During each ON-time the current ramps up an amount equal to:

$$I_L = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{on}}}{L}$$

During current limit, the LM3102 operates in a constant current mode with an average output current $I_{\text{OUT(CL)}}$ equal to $2.7 A + I_{LR} / 2$.

![Figure 20. Inductor Current - Current Limit Operation](image)

### 7.3.7 N-Channel MOSFET and Driver

The LM3102 integrates an N-channel main MOSFET and an associated floating high voltage main MOSFET gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor $C_{\text{BST}}$ and an internal high voltage diode. $C_{\text{BST}}$ connecting between the BST and SW pins powers the main MOSFET gate driver during the main MOSFET ON-time. During each OFF-time, the voltage of the SW pin falls to approximately –1 V, and $C_{\text{BST}}$ charges from $V_{\text{CC}}$ through the internal diode. The minimum OFF-time of 260 ns provides enough time for charging $C_{\text{BST}}$ in each cycle.

### 7.3.8 Soft-Start

The soft-start feature allows the converter to gradually reach a steady-state operating point, thereby reducing startup stresses and current surges. Upon turnon, after $V_{\text{CC}}$ reaches the undervoltage threshold, an 8-µA internal current source charges up an external capacitor $C_{\text{SS}}$ connecting to the SS pin. The ramping voltage at the SS pin (and the non-inverting input of the regulation comparator as well) ramps up the output voltage $V_{\text{OUT}}$ in a controlled manner.
Feature Description (continued)

An internal switch grounds the SS pin if any of the following three cases happens: (i) $V_{CC}$ is below the UVLO threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the output voltage can be shut off by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin to ramp up and the output voltage to return to normal. The shutdown configuration is shown in Figure 21.

![Figure 21. Alternate Shutdown Implementation](image)

7.3.9 Thermal Protection

The junction temperature of the LM3102 should not exceed the maximum limit. Thermal protection is implemented by an internal Thermal Shutdown circuit, which activates (typically) at 165°C to make the controller enter a low power reset state by disabling the main MOSFET, disabling the ON-timer, and grounding the SS pin. Thermal protection helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.

7.3.10 Thermal Derating

The LM3102 can supply 2.5 A below an ambient temperature of 100°C. Under worst-case operation, with either input voltage up to 42 V, operating frequency up to 1 MHz, or voltage of the RON pin below the absolute maximum of 7 V, the LM3102 can deliver a minimum of 1.9-A output current without thermal shutdown with a PCB ground plane copper area of 40 cm², 2 oz/Cu. Figure 22 shows a thermal derating curve for the minimum output current without thermal shutdown against ambient temperature up to 125°C. Obtaining 2.5-A output current is possible by increasing the PCB ground plane area, or reducing the input voltage or operating frequency.

![Figure 22. Thermal Derating Curve](image)

7.4 Device Functional Modes

7.4.1 ON-Time Timer, Shutdown

The ON-time of the LM3102 main MOSFET is determined by the resistor $R_{ON}$ and the input voltage $V_{IN}$. It is calculated as follows:

$$t_{on} = \frac{1.3 \times 10^{-10} \times R_{ON}}{V_{IN}}$$

(5)
Device Functional Modes (continued)

The inverse relationship of $t_{on}$ and $V_{IN}$ gives a nearly constant frequency as $V_{IN}$ is varied. $R_{ON}$ should be selected such that the ON-time at maximum $V_{IN}$ is greater than 150 ns. The ON-timer has a limiter to ensure a minimum of 150 ns for $t_{on}$. This limits the maximum operating frequency, which is governed by Equation 6:

$$f_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 150 \text{ ns}}$$  

(6)

The LM3102 can be remotely shutdown by pulling the voltage of the EN pin below 1 V. In this shutdown mode, the SS pin is internally grounded, the ON-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume because the EN pin is internally pulled up.

![Figure 23. Shutdown Implementation](image_url)
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
The LM3102 is a step-down DC-to-DC controller. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2.5 A. The following design procedure can be used to select components for the LM3102. Alternately, the WEBENCH software may be used to generate complete designs.

When generating a design, the WEBENCH® software uses iterative design procedure and accesses comprehensive databases of components. For more details, go to www.ti.com.

8.2 Typical Application

8.2.1 Design Requirements
For this example the following application parameters exist.
• \( V_{\text{IN}} \) Range = 8 V to 42 V
• \( V_{\text{OUT}} \) = 3.3 V
• \( I_{\text{OUT}} \) = 2.5 A

Refer to Detailed Design Procedure for more information on operational guidelines and limits.

8.2.2 Detailed Design Procedure

8.2.2.1 Design Steps for the LM3102 Application
The LM3102 is fully supported by WEBENCH which offers the following: component selection, electrical simulation, thermal simulation, as well as the build-it prototype board for a reduction in design time. The following list of steps can be used to manually design the LM3102 application.
1. Program \( V_{O} \) with divider resistor selection.
2. Program turnon time with soft-start capacitor selection.
3. Select \( C_{O} \).
4. Select \( C_{IN} \).
5. Set operating frequency with \( R_{ON} \).
6. Determine thermal dissipation.
7. Lay out PCB for required thermal performance.
Typical Application (continued)

8.2.2.2 External Components

The following guidelines can be used to select external components.

\( R_{FB1} \) and \( R_{FB2} \): These resistors should be chosen from standard values in the range of 1.0 kΩ to 10 kΩ, satisfying the following ratio:

\[
\frac{R_{FB1}}{R_{FB2}} = \left( \frac{V_{OUT}}{0.8 \text{ V}} \right) - 1
\]  \hspace{1cm} (7)

For \( V_{OUT} = 0.8 \text{ V} \), the FB pin can be connected to the output directly with a pre-load resistor drawing more than 20 µA. It is because the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected.

\( R_{ON} \): Equation 2 can be used to select \( R_{ON} \) if a desired operating frequency is selected. But the minimum value of \( R_{ON} \) is determined by the minimum ON-time. It can be calculated as follows:

\[
R_{ON} \geq \frac{V_{IN(MAX)} \times 150 \text{ ns}}{1.3 \times 10^{-10}}
\]  \hspace{1cm} (8)

If \( R_{ON} \) calculated from Equation 2 is smaller than the minimum value determined in Equation 8, a lower frequency should be selected to recalculate \( R_{ON} \) by Equation 2. Alternatively, \( V_{IN(MAX)} \) can also be limited to keep the frequency unchanged. The relationship of \( V_{IN(MAX)} \) and \( R_{ON} \) is shown in Figure 25.

On the other hand, the minimum OFF-time of 260 ns can limit the maximum duty ratio. Larger \( R_{ON} \) should be selected in any application requiring large duty ratio.

\[ \text{Figure 25. Maximum } V_{IN} \text{ for Selected } R_{ON} \]

\( L \): The main parameter affected by the inductor is the amplitude of inductor current ripple (\( I_{LR} \)). Once \( I_{LR} \) is selected, \( L \) can be determined by:

\[
L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{I_{LR} \times f_{SW} \times V_{IN}}
\]

where

- \( V_{IN} \) is the maximum input voltage
- \( f_{SW} \) is determined from Equation 2

If the output current \( I_{OUT} \) is determined, by assuming that \( I_{OUT} = I_{V} \), the higher and lower peak of \( I_{LR} \) can be determined. Beware that the higher peak of \( I_{LR} \) should not be larger than the saturation current of the inductor and current limits of the main and synchronous MOSFETs. Also, the lower peak of \( I_{LR} \) must be positive if CCM operation is required.

\[ \text{Figure 26 and Figure 27 show curves on inductor selection for various } V_{OUT} \text{ and } R_{ON}. \text{ For small } R_{ON}, \text{ according to (8), } V_{IN} \text{ is limited. Some curves are therefore limited as shown in the figures.} \]
Typical Application (continued)

\[ C_{\text{VCC}}: \] The capacitor on the \( V_{\text{CC}} \) output provides not only noise filtering and stability, but also prevents false triggering of the \( V_{\text{CC}} \) UVLO at the main MOSFET on/off transitions. \( C_{\text{VCC}} \) should be no smaller than 680 nF for stability, and should be a good quality, low-ESR, ceramic capacitor.

\( C_{\text{OUT}} \) and \( C_{\text{OUT3}} \): \( C_{\text{OUT}} \) should generally be no smaller than 10 \( \mu \)F. Experimentation is usually necessary to determine the minimum value for \( C_{\text{OUT}} \), as the nature of the load may require a larger value. A load which creates significant transients requires a larger \( C_{\text{OUT}} \) than a fixed load.

\( C_{\text{OUT3}} \) is a small value ceramic capacitor located close to the LM3102 to further suppress high frequency noise at \( V_{\text{OUT}} \). A 100-nF capacitor is recommended.

\( C_{\text{IN}} \) and \( C_{\text{IN3}} \): The function of \( C_{\text{IN}} \) is to supply most of the main MOSFET current during the ON-time, and limit the voltage ripple at the \( V_{\text{IN}} \) pin, assuming that the voltage source connecting to the \( V_{\text{IN}} \) pin has finite output impedance. If the voltage source’s dynamic impedance is high (effectively a current source), \( C_{\text{IN}} \) supplies the average input current, but not the ripple current.

At the maximum load current, when the main MOSFET turns on, the current to the \( V_{\text{IN}} \) pin suddenly increases from zero to the lower peak of the inductor’s ripple current and ramps up to the higher peak value. It then drops to zero at turnoff. The average current during the ON-time is the load current. For a worst case calculation, \( C_{\text{IN}} \) must be capable of supplying this average load current during the maximum ON-time. \( C_{\text{IN}} \) is calculated from:

\[
C_{\text{IN}} = \frac{I_{\text{OUT}} \times t_{\text{on}}}{\Delta V_{\text{IN}}}
\]

where

- \( I_{\text{OUT}} \) is the load current
- \( t_{\text{on}} \) is the maximum ON-time
- \( \Delta V_{\text{IN}} \) is the allowable ripple voltage at \( V_{\text{IN}} \) (10)

The purpose of \( C_{\text{IN3}} \) is to help avoid transients and ringing due to long lead inductance at the \( V_{\text{IN}} \) pin. A low ESR 0.1-\( \mu \)F ceramic chip capacitor located close to the LM3102 is recommended.

\( C_{\text{BST}} \): A 33-nF, high-quality ceramic capacitor with low ESR is recommended for \( C_{\text{BST}} \) because it supplies a surge current to charge the main MOSFET gate driver at turnon. Low ESR also helps ensure a complete recharge during each OFF-time.

\( C_{\text{SS}} \): The capacitor at the \( SS \) pin determines the soft-start time, that is, the time for the reference voltage at the regulation comparator and the output voltage to reach their final value. The time is determined from the following equation:

\[
t_{\text{SS}} = \frac{C_{\text{SS}} \times 0.8V}{8 \mu A}
\]

(11)

\( C_{\text{FB}} \): If the output voltage is higher than 1.6 V, \( C_{\text{FB}} \) is needed in the Discontinuous Conduction Mode to reduce the output ripple. The recommended value for \( C_{\text{FB}} \) is 10 nF.
Typical Application (continued)

8.2.3 Application Curve

Figure 28. Efficiency vs Load Current ($V_{OUT} = 0.8$ V)
8.3 System Examples

Figure 29. Typical Application Schematic for $V_{OUT} = 3.3$ V

Figure 30. Typical Application Schematic for $V_{OUT} = 0.8$ V
9 Power Supply Recommendations

The LM3102 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LM3102 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LM3102, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47-μF or 100-μF electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

The LM3102 regulation, overvoltage, and current limit comparators are very fast so they will respond to short duration noise pulses. Layout is therefore critical for optimum performance. It must be as neat and compact as possible, and all external components must be as close to their associated pins of the LM3102 as possible.

Refer to Layout Example, the loop formed by $C_{IN}$, the main and synchronous MOSFET internal to the LM3102, and the PGND pin should be as small as possible. The connection from the PGND pin to $C_{IN}$ should be as short and direct as possible. Vias should be added to connect the ground of $C_{IN}$ to a ground plane, located as close to the capacitor as possible. The bootstrap capacitor $C_{BST}$ should be connected as close to the SW and BST pins as possible, and the connecting traces should be thick. The feedback resistors and capacitor $R_{FB1}$, $R_{FB2}$, and $C_{FB}$ should be close to the FB pin.

A long trace running from $V_{OUT}$ to $R_{FB1}$ is generally acceptable because this is a low-impedance node. Ground $R_{FB2}$ directly to the AGND pin (pin 7). The output capacitor $C_{OUT}$ should be connected close to the load and tied directly to the ground plane. The inductor $L$ should be connected close to the SW pin with as short a trace as possible to reduce the potential for EMI (electromagnetic interference) generation.

If it is expected that the internal dissipation of the LM3102 will produce excessive junction temperature during normal operation, making good use of the PCB ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the LM3102 IC package can be soldered to the ground plane, which should extend out from beneath the LM3102 to help dissipate heat.

The exposed pad is internally connected to the LM3102 IC substrate. Additionally the use of thick traces, where possible, can help conduct heat away from the LM3102. Using numerous vias to connect the die attached pad to the ground plane is a good practice. Judicious positioning of the PCB within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

10.2 Layout Example

![Figure 31. Minimize Area of Current Loops in Buck Regulators](image-url)
Layout Example (continued)

Route V\textsubscript{OUT} sense trace away from SW and VIN nodes. Preferably shielded in an alternative layer.

GND Plane

Add as much copper area as possible to enhance overall thermal performance.

**Figure 32. PCB Layout Example - Top View**
11 Device and Documentation Support

11.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community** Ti's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** Ti's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks
E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

⚠️ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

**SLYZ022 — Ti Glossary.**
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3102MH/NOPB</td>
<td>ACTIVE</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>73</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>LM3102MH</td>
<td>Samples</td>
</tr>
<tr>
<td>LM3102MHX/NOPB</td>
<td>ACTIVE</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>LM3102MH</td>
<td>Samples</td>
</tr>
<tr>
<td>LM3102QMH/NOPB</td>
<td>ACTIVE</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>73</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>LM3102QMH</td>
<td>Samples</td>
</tr>
<tr>
<td>LM3102QMHX/NOPB</td>
<td>ACTIVE</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>LM3102QMH</td>
<td>Samples</td>
</tr>
<tr>
<td>LM3102TL-1/NOPB</td>
<td>ACTIVE</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SNAGCU</td>
<td>Level-1-260C-UNLIM</td>
<td></td>
<td>3102</td>
<td>Samples</td>
</tr>
<tr>
<td>LM3102TLX-1/NOPB</td>
<td>ACTIVE</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SNAGCU</td>
<td>Level-1-260C-UNLIM</td>
<td></td>
<td>3102</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE:** Product device recommended for new designs.
- **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp:** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM3102, LM3102-Q1:

- Catalog: LM3102
- Automotive: LM3102-Q1

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
### TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

![Reel Dimensions Diagram](image)

**TAPE DIMENSIONS**

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>Dimension designed to accommodate the component width</td>
</tr>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![Quadrant Assignments Diagram](image)

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width (mm)</th>
<th>A0  (mm)</th>
<th>B0  (mm)</th>
<th>K0  (mm)</th>
<th>P1  (mm)</th>
<th>W  (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3102MHX/NOPB</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>330.0</td>
<td>16.4</td>
<td>6.95</td>
<td>7.1</td>
<td>1.6</td>
<td>8.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM3102QMHX/NOPB</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>330.0</td>
<td>16.4</td>
<td>6.95</td>
<td>7.1</td>
<td>1.6</td>
<td>8.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM3102TL-1/NOPB</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>250</td>
<td>178.0</td>
<td>12.4</td>
<td>2.64</td>
<td>3.84</td>
<td>0.76</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM3102TLX-1/NOPB</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>1000</td>
<td>178.0</td>
<td>12.4</td>
<td>2.64</td>
<td>3.84</td>
<td>0.76</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3102MHX/NOPB</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LM3102QMHX/NOPB</td>
<td>HTSSOP</td>
<td>PWP</td>
<td>20</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LM3102TL-1/NOPB</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LM3102TLX-1/NOPB</td>
<td>DSBGA</td>
<td>YPA</td>
<td>28</td>
<td>1000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designers has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designers will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designers are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY PATENT, COPYRIGHT, MASK WORK, TRADE SECRET, TRADE SECRET OR ANY OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED ‘AS IS’ AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designers will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designers’ non-compliance with the terms and provisions of this Notice.