The LM4890 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1 watt of continuous average power to an 8Ω BTL load with less than 1% distortion (THD+N) from a 5VDC power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4890 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4890 features a low-power consumption shutdown mode, which is achieved by driving the shutdown pin with logic low. Additionally, the LM4890 features an internal thermal shutdown protection mechanism.

The LM4890 contains advanced pop & click circuitry which eliminates noises which would otherwise occur during turn-on and turn-off transitions.

The LM4890 is unity-gain stable and can be configured by external gain-setting resistors.
Connection Diagrams

Figure 1. 8 Bump DSBGA Package
See Package Number YPB0008

Figure 2. 9 Bump DSBGA Package
See Package Number YZR0009

Figure 3. WSON Package
See Package Number NGZ0010B

Figure 4. Mini Small Outline (VSSOP) Package
See Package Number DGK0008A

Figure 5. Small Outline (SOIC) Package
See Package Number D0008A

Figure 6. 9 Bump DSBGA Package
See Package Number YZR0009AAA
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (3)</td>
<td>6.0V</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>−65°C to +150°C</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>−0.3V to (V_{DD} + 0.3V)</td>
</tr>
<tr>
<td>Power Dissipation (4)</td>
<td>Internally Limited</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>2000V</td>
</tr>
<tr>
<td>Junction Temperature (5)</td>
<td>150°C</td>
</tr>
</tbody>
</table>

#### Thermal Resistance

<table>
<thead>
<tr>
<th>Resistance Type</th>
<th>θ_{JC} (SOIC)</th>
<th>θ_{JA} (SOIC)</th>
<th>θ_{JA} (8 Bump DSBGA)</th>
<th>θ_{JA} (9 Bump DSBGA)</th>
<th>θ_{JC} (VSSOP)</th>
<th>θ_{JA} (VSSOP)</th>
<th>θ_{JA} (WSON)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>35°C/W</td>
<td>150°C/W</td>
<td>220°C/W</td>
<td>180°C/W</td>
<td>56°C/W</td>
<td>190°C/W</td>
<td>220°C/W</td>
</tr>
</tbody>
</table>

#### Soldering Information

- **See AN-1112 (SNVA009) "DSBGA Wafers Level Chip Scale Package."**
- **See AN-1187 (SNOA401) "Leadless Leadframe Package (WSON)."**

---

1. *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

2. If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

3. If the product is in shutdown mode and \(V_{DD}\) exceeds 6V (to a max of 8V \(V_{DD}\)), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10 mA, then the part will be protected. If the part is enabled when \(V_{DD}\) is greater than 5.5V and less than 6.5V, no damage will occur, although operational life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.

4. The maximum power dissipation must be derated at elevated temperatures and is dictated by \(T_{JMAX}, \theta_{JA}\), and the ambient temperature \(T_A\). The maximum allowable power dissipation is \(P_{DMAX} = \frac{(T_{JMAX} - T_A)}{\theta_{JA}}\) or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4890, see power derating curves for additional information.

5. Human body model, 100 pF discharged through a 1.5 kΩ resistor.

6. All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. All bumps must be connected to achieve specified thermal resistance.

---

### Operating Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Range</td>
<td>(-40°C ≤ T_A ≤ 85°C)</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>(2.2V ≤ V_{DD} ≤ 5.5V)</td>
</tr>
</tbody>
</table>
### Electrical Characteristics \( V_{DD} = 5V^{(1)(2)(3)} \)

The following specifications apply for the circuit shown in Figure 7 unless otherwise specified. Limits apply for \( T_A = 25^\circ C \).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>LM4890</th>
<th>Units (Limits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{DD} ) Quiescent Power Supply Current</td>
<td>( V_{IN} = 0V, I_{P} = 0A, No Load )</td>
<td>4</td>
<td>8 mA (max)</td>
</tr>
<tr>
<td></td>
<td>( V_{IN} = 0V, I_{P} = 0A, 8\Omega ) Load</td>
<td>5</td>
<td>10 mA (max)</td>
</tr>
<tr>
<td>( I_{SD} ) Shutdown Current</td>
<td>( V_{SHUTDOWN} = 0V )</td>
<td>0.1</td>
<td>2.0 ( \mu A ) (max)</td>
</tr>
<tr>
<td>( V_{SDH} ) Shutdown Voltage Input High</td>
<td></td>
<td>1.2</td>
<td>V (min)</td>
</tr>
<tr>
<td>( V_{SDL} ) Shutdown Voltage Input Low</td>
<td></td>
<td>0.4</td>
<td>V (max)</td>
</tr>
<tr>
<td>( V_{DS} ) Output Offset Voltage</td>
<td></td>
<td>7</td>
<td>50 mV (max)</td>
</tr>
<tr>
<td>( R_{OUT-GND} ) Resistor Output to GND(7)</td>
<td></td>
<td>8.5</td>
<td>9.7 k( \Omega ) (max)</td>
</tr>
<tr>
<td>( P_o ) Output Power (8( \Omega ))</td>
<td>THD = 2% (max); ( f = 1kHz )</td>
<td>1.0</td>
<td>0.8 W</td>
</tr>
<tr>
<td>( T_{WU} ) Wake-up time</td>
<td></td>
<td>170</td>
<td>220 ms (max)</td>
</tr>
<tr>
<td>( T_{SD} ) Thermal Shutdown Temperature</td>
<td></td>
<td>170</td>
<td>150 °C (min)</td>
</tr>
<tr>
<td>( THD+N ) Total Harmonic Distortion + Noise</td>
<td>( P_o = 0.4 ) Wrms; ( f = 1kHz )</td>
<td>0.1</td>
<td>%</td>
</tr>
<tr>
<td>( PSRR ) Power Supply Rejection Ratio(8)</td>
<td>( V_{ripple} = 200mV ) sine p-p</td>
<td>62 (( f = 217Hz ))</td>
<td>55 dB (min)</td>
</tr>
<tr>
<td></td>
<td>Input Terminated with 10 ohms to ground</td>
<td>66 (( f = 1kHz ))</td>
<td></td>
</tr>
<tr>
<td>( T_{SDT} ) Shut Down Time</td>
<td>8 ( \Omega ) load</td>
<td>1.0</td>
<td>ms (max)</td>
</tr>
</tbody>
</table>

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
(3) For DSBGA only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase \( I_{SD} \) by a maximum of 2\( \mu A \).
(4) Typical values are measured at 25°C and represent the parametric norm.
(5) Limits are specified to TI’s AOQL (Average Outgoing Quality Level).
(6) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
(7) ROUT is measured from each of the output pins to ground. This value represents the parallel combination of the 10k ohm output resistors and the two 20k ohm resistors.
(8) PSRR is a function of system gain. Specifications apply to the circuit in Figure 7 where \( A_V = 2 \). Higher system gains will reduce PSRR value by the amount of gain increase. A system gain of 10 represents a gain increase of 14dB. PSRR will be reduced by 14dB and applies to all operating voltages.

### Electrical Characteristics \( V_{DD} = 3V^{(1)(2)(3)} \)

The following specifications apply for the circuit shown in Figure 7 unless otherwise specified. Limits apply for \( T_A = 25^\circ C \).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>LM4890</th>
<th>Units (Limits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{DD} ) Quiescent Power Supply Current</td>
<td>( V_{IN} = 0V, I_{P} = 0A, No Load )</td>
<td>3.5</td>
<td>7 mA (max)</td>
</tr>
<tr>
<td></td>
<td>( V_{IN} = 0V, I_{P} = 0A, 8\Omega ) Load</td>
<td>4.5</td>
<td>9 mA (max)</td>
</tr>
<tr>
<td>( I_{SD} ) Shutdown Current</td>
<td>( V_{SHUTDOWN} = 0V )</td>
<td>0.1</td>
<td>2.0 ( \mu A ) (max)</td>
</tr>
<tr>
<td>( V_{SDH} ) Shutdown Voltage Input High</td>
<td></td>
<td>1.2</td>
<td>V (min)</td>
</tr>
<tr>
<td>( V_{SDL} ) Shutdown Voltage Input Low</td>
<td></td>
<td>0.4</td>
<td>V (max)</td>
</tr>
</tbody>
</table>

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
(3) For DSBGA only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase \( I_{SD} \) by a maximum of 2\( \mu A \).
(4) Typical values are measured at 25°C and represent the parametric norm.
(5) Limits are specified to TI’s AOQL (Average Outgoing Quality Level).
(6) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
Electrical Characteristics $V_{DD} = 3V^{(1)(2)(3)}$ (continued)

The following specifications apply for the circuit shown in Figure 7 unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>LM4890</th>
<th>Units (Limits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OS}$</td>
<td>Output Offset Voltage</td>
<td>7</td>
<td>50 mV (max)</td>
</tr>
<tr>
<td>$R_{OUT-GND}$</td>
<td>Resistor Output to Gnd$^{(7)}$</td>
<td>8.5</td>
<td>9.7 kΩ (max)</td>
</tr>
<tr>
<td>$T_{WU}$</td>
<td>Wake-up time</td>
<td>120</td>
<td>180 ms (max)</td>
</tr>
<tr>
<td>$P_o$</td>
<td>Output Power (8Ω)</td>
<td>0.31</td>
<td>0.28 W</td>
</tr>
<tr>
<td>$T_{SD}$</td>
<td>Thermal Shutdown Temperature</td>
<td>170</td>
<td>150 °C (min)</td>
</tr>
<tr>
<td>$THD+N$</td>
<td>Total Harmonic Distortion + Noise</td>
<td>P_o = 0.15Wrms; f = 1kHz</td>
<td>0.1</td>
</tr>
<tr>
<td>PSRR</td>
<td>Power Supply Rejection Ratio$^{(8)}$</td>
<td>$V_{ripple} = 200mV$ sine p-p Input terminated with 10 ohms to ground</td>
<td>56 (f = 217Hz) 62 (f = 1kHz)</td>
</tr>
</tbody>
</table>

$^{(7)}$ ROUT is measured from each of the output pins to ground. This value represents the parallel combination of the 10k ohm output resistors and the two 20k ohm resistors.

$^{(8)}$ PSRR is a function of system gain. Specifications apply to the circuit in Figure 7 where $A_V = 2$. Higher system gains will reduce PSRR value by the amount of gain increase. A system gain of 10 represents a gain increase of 14dB. PSRR will be reduced by 14dB and applies to all operating voltages.

Electrical Characteristics $V_{DD} = 2.6V^{(1)(2)(3)}$

The following specifications apply for the circuit shown in Figure 7 unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>LM4890</th>
<th>Units (Limits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{DD}$</td>
<td>Quiescent Power Supply Current</td>
<td>$V_IN = 0V$, $I_o = 0A$, No Load</td>
<td>2.6</td>
</tr>
<tr>
<td>$I_{SD}$</td>
<td>Shutdown Current</td>
<td>$V_{SHUTDOWN} = 0V$</td>
<td>0.1</td>
</tr>
<tr>
<td>$P_o$</td>
<td>Output Power (8Ω)</td>
<td>THD = 1% (max); f = 1 kHz</td>
<td>0.2</td>
</tr>
<tr>
<td>$THD+N$</td>
<td>Total Harmonic Distortion + Noise</td>
<td>P_o = 0.1Wrms; f = 1kHz</td>
<td>0.08</td>
</tr>
<tr>
<td>PSRR</td>
<td>Power Supply Rejection Ratio$^{(7)}$</td>
<td>$V_{ripple} = 200mV$ sine p-p Input Terminated with 10 ohms to ground</td>
<td>44 (f = 217Hz) 44 (f = 1kHz)</td>
</tr>
</tbody>
</table>

$^{(1)}$ All voltages are measured with respect to the ground pin, unless otherwise specified.

$^{(2)}$ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

$^{(3)}$ For DSBGA only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase $I_{SD}$ by a maximum of 2μA.

$^{(4)}$ Typicals are measured at 25°C and represent the parametric norm.

$^{(5)}$ Limits are specified to TI's AOQL (Average Outgoing Quality Level).

$^{(6)}$ Datasheet min/max specification limits are specified by design, test, or statistical analysis.

$^{(7)}$ PSRR is a function of system gain. Specifications apply to the circuit in Figure 7 where $A_V = 2$. Higher system gains will reduce PSRR value by the amount of gain increase. A system gain of 10 represents a gain increase of 14dB. PSRR will be reduced by 14dB and applies to all operating voltages.
## External Components Description

(See Figure 7)

<table>
<thead>
<tr>
<th>Components</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. $R_{IN}$</td>
<td>Inverting input resistance which sets the closed-loop gain in conjunction with $R_{f}$. This resistor also forms a high pass filter with $C_{IN}$ at $f_c = 1/(2\pi R_{IN}C_{IN})$.</td>
</tr>
<tr>
<td>2. $C_{IN}$</td>
<td>Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a highpass filter with $R_{IN}$ at $f_c = 1/(2\pi R_{IN}C_{IN})$. Refer to the section, Proper Selection of External Components, for an explanation of how to determine the value of $C_{IN}$.</td>
</tr>
<tr>
<td>3. $R_{f}$</td>
<td>Feedback resistance which sets the closed-loop gain in conjunction with $R_{IN}$.</td>
</tr>
<tr>
<td>4. $C_{S}$</td>
<td>Supply bypass capacitor which provides power supply filtering. Refer to the section, Power Supply Bypassing, for information concerning proper placement and selection of the supply bypass capacitor, $C_{BYPASS}$.</td>
</tr>
<tr>
<td>5. $C_{BYPASS}$</td>
<td>Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of External Components, for information concerning proper placement and selection of $C_{BYPASS}$.</td>
</tr>
</tbody>
</table>
Typical Performance Characteristics

**THD+N vs Frequency at** $V_{DD} = 5V$, $8\,\Omega \, R_L$, and $PWR = 250mW$, $A_V = 2$

**THD+N vs Frequency at** $V_{DD} = 3.3V$, $8\,\Omega \, R_L$, and $PWR = 150mW$, $A_V = 2$

**THD+N vs Frequency at** $V_{DD} = 3V$, $R_L = 8\,\Omega$, $PWR = 250mW$, $A_V = 2$

**THD+N vs Frequency at** $V_{DD} = 2.6V$, $R_L = 8\,\Omega$, $PWR = 100mW$, $A_V = 2$

**THD+N vs Frequency at** $V_{DD} = 2.6V$, $R_L = 4\,\Omega$, $PWR = 250mW$, $A_V = 2$

**THD+N vs Power Out at** $V_{DD} = 5V$, $R_L = 8\,\Omega$, $1kHz$, $A_V = 2$

---

*Figure 8.*

*Figure 9.*

*Figure 10.*

*Figure 11.*

*Figure 12.*

*Figure 13.*
Typical Performance Characteristics (continued)

THD+N vs Power Out at $V_{DD} = 3.3\, V$, $R_L = 8\, \Omega$, 1kHz, $A_V = 2$

THD+N vs Power Out at $V_{DD} = 3\, V$, $R_L = 8\, \Omega$, 1kHz, $A_V = 2$

THD+N vs Power Out at $V_{DD} = 2.6\, V$, $R_L = 8\, \Omega$, 1kHz, $A_V = 2$

THD+N vs Power Out at $V_{DD} = 2.6\, V$, $R_L = 4\, \Omega$, 1kHz, $A_V = 2$

Power Supply Rejection Ratio (PSRR) at $A_V = 2$

Power Supply Rejection Ratio (PSRR) at $A_V = 2$

---

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.
Typical Performance Characteristics (continued)

Power Supply Rejection Ratio (PSRR) at \( V_D = 4 \)
\[ V_{DD} = 5\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = 10\,\Omega \]

FREQUENCY (Hz)

Figure 20.

Power Supply Rejection Ratio (PSRR) at \( V_D = 4 \)
\[ V_{DD} = 5\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = \text{Float} \]

FREQUENCY (Hz)

Figure 21.

Power Supply Rejection Ratio (PSRR) at \( V_D = 2 \)
\[ V_{DD} = 3\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = 10\,\Omega \]

FREQUENCY (Hz)

Figure 22.

Power Supply Rejection Ratio (PSRR) at \( V_D = 2 \)
\[ V_{DD} = 3\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = \text{Float} \]

FREQUENCY (Hz)

Figure 23.

Power Supply Rejection Ratio (PSRR) at \( V_D = 4 \)
\[ V_{DD} = 3\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = 10\,\Omega \]

FREQUENCY (Hz)

Figure 24.

Power Supply Rejection Ratio (PSRR) at \( V_D = 4 \)
\[ V_{DD} = 3\,V, \; V_{ripple} = 200\,mVp-p \]
\[ R_L = 8\,\Omega, \; R_{IN} = \text{Float} \]

FREQUENCY (Hz)

Figure 25.
Typical Performance Characteristics (continued)

Power Supply Rejection Ratio (PSRR) at $A_V = 2$

$V_{DD} = 3.3\text{V}$, $V_{ripple} = 200\text{mVp-p}$,
$R_L = 8\Omega$, $R_{IN} = 10\Omega$

Power Supply Rejection Ratio (PSRR) at $A_V = 2$

$V_{DD} = 2.6\text{V}$, $V_{ripple} = 200\text{mVp-p}$,
$R_L = 8\Omega$, $R_{IN} = 10\Omega$

Figure 26.

Figure 27.

PSRR vs DC Output Voltage

$V_{DD} = 5\text{V}$, $A_V = 2$

$V_{DD} = 5\text{V}$, $A_V = 4$

Figure 28.

Figure 29.

PSRR vs DC Output Voltage

$V_{DD} = 5\text{V}$, $A_V = 10$

$V_{DD} = 3\text{V}$, $A_V = 2$

Figure 30.

Figure 31.
Typical Performance Characteristics (continued)

PSRR vs DC Output Voltage
\( V_{DD} = 3\,V, \, A_v = 4 \)

\( V_{OUTDC} (\,V) \)

\( \text{PSRR (dB)} \)

Figure 32.

PSRR vs DC Output Voltage
\( V_{DD} = 3\,V, \, A_v = 10 \)

\( V_{OUTDC} (\,V) \)

\( \text{PSRR (dB)} \)

Figure 33.

PSRR Distribution \( V_{DD} = 5\,V \)
217Hz, 200mVp-p, -30, +25, and +80°C

\( \text{PSRR (dB)} \)

Figure 34.

PSRR Distribution \( V_{DD} = 3\,V \)
217Hz, 200mVp-p, -30, +25, and +80°C

\( \text{PSRR (dB)} \)

Figure 35.

Power Supply Rejection Ratio vs Bypass Capacitor Size
\( V_{DD} = 5\,V, \text{Input Grounded} = 10\,\Omega, \text{Output Load} = 8\,\Omega \)

\( \text{LEVEL (dB)} \)

\( \text{FREQUENCY (Hz)} \)

Figure 36. Top Trace = No Cap, Next Trace Down = 1\,\mu F
Next Trace Down = 2\,\mu F, Bottom Trace = 4.7\,\mu F

Power Supply Rejection Ratio vs Bypass Capacitor Size
\( V_{DD} = 3\,V, \text{Input Grounded} = 10\,\Omega, \text{Output Load} = 8\,\Omega \)

\( \text{LEVEL (dB)} \)

\( \text{FREQUENCY (Hz)} \)

Figure 37. Top Trace = No Cap, Next Trace Down = 1\,\mu F
Next Trace Down = 2\,\mu F, Bottom Trace = 4.7\,\mu F
Typical Performance Characteristics (continued)

**Figure 38.** LM4890 = Bottom Trace
LM4877 = Top Trace

**Figure 39.** LM4890 = Bottom Trace
LM4877 = Top Trace

**Figure 40.** Ambient Temperature in Degrees C

**Figure 41.** Ambient Temperature in Degrees C

**Figure 42.** Ambient Temperature in Degrees C

**Figure 43.** Ambient Temperature in Degrees C

**Note:** (P<sub>DMax</sub> = 670mW for 5V, 8Ω)

**Power Derating Curves (P<sub>DMax</sub> = 670mW)**

**Power Derating - 8 bump DSBGA (P<sub>DMax</sub> = 670mW)**

**Power Derating - 9 bump DSBGA (P<sub>DMax</sub> = 670mW)**

**Power Derating - 10 Pin LD Pkg (P<sub>DMax</sub> = 670mW)**

Copyright © 2001–2013, Texas Instruments Incorporated

Product Folder Links: LM4890

Submit Documentation Feedback
Typical Performance Characteristics (continued)

**Power Output vs Supply Voltage**

![Graph showing power output vs supply voltage](image1)

**Figure 44.**

**Power Output vs Temperature**

![Graph showing power output vs temperature](image2)

**Figure 45.**

**Power Dissipation vs Output Power**

- **$V_{DD} = 5V$, 1kHz, 8Ω, THD ≤ 1.0%**
  ![Graph showing power dissipation vs output power](image3)
  **Figure 46.**

- **$V_{DD} = 3.3V$, 1kHz, 8Ω, THD ≤ 1.0%**
  ![Graph showing power dissipation vs output power](image4)
  **Figure 47.**

- **$V_{DD} = 2.6V$, 1kHz**
  ![Graph showing power dissipation vs output power](image5)
  **Figure 48.**

- **Output Power vs Load Resistance**
  ![Graph showing output power vs load resistance](image6)
  **Figure 49.**
Typical Performance Characteristics (continued)

Supply Current vs Ambient Temperature

![Graph showing supply current vs ambient temperature]

Clipping (Dropout) Voltage vs Supply Voltage

![Graph showing clipping voltage vs supply voltage]

Max Die Temp at $P_{\text{DMAX}}$ (9 bump DSBGA)

![Graph showing max die temp vs PCB heatsink area]

Max Die Temp at $P_{\text{DMAX}}$ (8 bump DSBGA)

![Graph showing max die temp vs PCB heatsink area]

Output Offset Voltage

![Graph showing output offset voltage vs temperature]

Supply Current vs Shutdown Voltage

![Graph showing supply current vs shutdown voltage]
Typical Performance Characteristics (continued)

Shutdown Hysterisis Voltage

\[ V_{DD} = 5V \]

\[ V_{DD} = 3V \]

![Figure 56.](image)

![Figure 57.](image)

Open Loop Frequency Response

\[ V_{DD} = 5V, \text{ No Load} \]

\[ V_{DD} = 3V, \text{ No Load} \]

![Figure 58.](image)

![Figure 59.](image)

Gain / Phase Response, \( A_{v} = 2 \)

\[ V_{DD} = 5V, 8\Omega \text{ Load, } C_{LOAD} = 500pF \]

\[ V_{DD} = 5V, 8\Omega \text{ Load, } C_{LOAD} = 500pF \]

![Figure 60.](image)

![Figure 61.](image)
Typical Performance Characteristics (continued)

Phase Margin vs $C_{LOAD}$, $A_V = 2$
$V_{DD} = 5V$, 8Ω Load
Capacitance to gnd on each output

Phase Margin vs $C_{LOAD}$, $A_V = 4$
$V_{DD} = 5V$, 8Ω Load
Capacitance to gnd on each output

Phase Margin and Limits
vs Application Variables, $R_{IN} = 22KΩ$
$RF22k$, $RLopen$, 0.01 μF
$RF220k$, $RL8Ω$, 0 pF
$RF220k$, $RL8Ω$, 0.01 μF
$RF22k$, $RLopen$, 0 pF
$RF22k$, $RL8Ω$, 0.01 μF
$RF220k$, $RLopen$, 0 pF
$RF22k$, $RL8Ω$, 0 pF
$RF220k$, $RLopen$, 1000 pF

- Unstable Operation Area
- Measured Phase Margin

$V_{DD} = 3–6$ Volts, $T_A = -20$ to $+85^°C$
$R_L$ and $C_L$ connected across outputs in differential mode

Figure 62.
Figure 63.
Figure 64.
Typical Performance Characteristics (continued)

- **Wake Up Time (\(T_{WU}\))**
  - Maximum: \(V_{DD} = 3\, \text{V to } 5\, \text{V}\)
  - Typical: \(V_{DD} = 3\, \text{V}\)
  - Typical: \(V_{DD} = 5\, \text{V}\)

  ![Wake Up Time Graph](image)

  **Figure 65.**

- **Frequency Response vs Input Capacitor Size**

  ![Frequency Response Graph](image)

  **Figure 66.**

- **Noise Floor**

  ![Noise Floor Graph](image)

  **Figure 67.**
BRIDGED CONFIGURATION EXPLANATION

As shown in Figure 7, the LM4890 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of $R_f$ to $R_{IN}$ while the second amplifier's gain is fixed by the two internal 20kΩ resistors. Figure 7 shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 \times \frac{R_f}{R_{IN}}$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as “bridged mode” is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the Audio Power Amplifier Design section.

A bridge configuration, such as the one used in the LM4890, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATIONS FOR THE LM4890LD

The LM4890LD's exposed-DAP (die attach paddle) package (LD) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. The LM4890LD package should have its DAP soldered to the grounded copper pad (heatsink) under the LM4890LD (the NC pins, no connect, and ground pins should also be directly connected to this copper pad-heatsink area). The area of the copper pad (heatsink) can be determined from the LD Power Derating graph. If the multiple layer copper heatsink areas are used, then these inner layer or backside copper heatsink areas should be connected to each other with 4 (2 x 2) vias. The diameter for these vias should be between 0.013 inches and 0.02 inches with a 0.050inch pitch-spacing. Ensure efficient thermal conductivity by plating through and solder-filling the vias. Further detailed information concerning PCB layout, fabrication, and mounting an WSON package is available from TI's Package Engineering Group under application note AN1187.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4890 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = \frac{4 \times (V_{DD})^2}{(2\pi^2 R_L)}$$

It is critical that the maximum junction temperature $T_{JMAX}$ of 150°C is not exceeded. $T_{JMAX}$ can be determined from the power derating curves by using $P_{DMAX}$ and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced, resulting in higher $P_{DMAX}$. Additional copper foil can be added to any of the leads connected to the LM4890. Refer to the Application Information on the LM4890 reference design board for an example of good heat sinking. If $T_{JMAX}$ still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the Typical Performance Characteristics curves for power dissipation information for different output powers and output loading.
POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10 µF tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4890. The selection of a bypass capacitor, especially \( C_{BYPASS} \), is dependent upon PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4890 contains a shutdown pin to externally turn off the amplifier’s bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the shutdown pin. By switching the shutdown pin to ground, the LM4890 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than 0.5V\(_{DC}\), the idle current may be greater than the typical value of 0.1µA. (Idle current is measured with the shutdown pin grounded).

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry to provide a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-up resistor. When the switch is closed, the shutdown pin is connected to ground and disables the amplifier. If the switch is open, then the external pull-up resistor will enable the LM4890. This scheme ensures that the shutdown pin will not float thus preventing unwanted state changes.

SHUTDOWN OUTPUT IMPEDANCE

For \( R_i = 20k \) ohms:

\[
Z_{OUT1} \text{ (between Out1 and GND)} = 10k||50k||R_i = 6k\Omega
\]

\[
Z_{OUT2} \text{ (between Out2 and GND)} = 10k||(40k+(10k||R_i)) = 8.3k\Omega
\]

\[
Z_{OUT1-2} \text{ (between Out1 and Out2)} = 40k||(10k+(10k||R_i)) = 11.7k\Omega
\]

The -3dB roll off for these measurements is 600kHz

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4890 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4890 is unity-gain stable which gives the designer maximum system flexibility. The LM4890 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1Vrms are available from sources such as audio codecs. Please refer to the section, Audio Power Amplifier Design, for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in Figure 7. The input coupling capacitor, \( C_{IN} \), forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.
In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor, \( C_{\text{IN}} \). A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally \( 1/2 \, V_{\text{DD}} \)). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor, \( C_{\text{BYPASS}} \), is the most critical component to minimize turn-on pops since it determines how fast the LM4890 turns on. The slower the LM4890’s outputs ramp to their quiescent DC voltage (nominally \( 1/2 \, V_{\text{DD}} \)), the smaller the turn-on pop. Choosing \( C_{\text{BYPASS}} \) equal to 1.0 µF along with a small value of \( C_{\text{IN}} \), (in the range of 0.1 µF to 0.39 µF), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with \( C_{\text{BYPASS}} \) equal to 0.1 µF, the device will be much more susceptible to turn-on clicks and pops. Thus, a value of \( C_{\text{BYPASS}} \) equal to 1.0 µF is recommended in all but the most cost sensitive designs.

### AUDIO POWER AMPLIFIER DESIGN

#### A 1W/8Ω Audio Amplifier

Given:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Output</td>
<td>1 Wrms</td>
</tr>
<tr>
<td>Load Impedance</td>
<td>8Ω</td>
</tr>
<tr>
<td>Input Level</td>
<td>1 Vrms</td>
</tr>
<tr>
<td>Input Impedance</td>
<td>20 kΩ</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>100 Hz–20 kHz ± 0.25 dB</td>
</tr>
</tbody>
</table>

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the Typical Performance Characteristics section, the supply rail can be easily found. A second way to determine the minimum supply rail is to calculate the required \( V_{\text{peak}} \) using Equation 2 and add the output voltage. Using this method, the minimum supply voltage would be \( (V_{\text{peak}} + (V_{\text{ODTOP}} + V_{\text{ODBOT}})) \), where \( V_{\text{ODTOP}} \) and \( V_{\text{ODBOT}} \) are extrapolated from the Dropout Voltage vs Supply Voltage curve in the Typical Performance Characteristics.

\[
V_{\text{peak}} = \sqrt{2 \cdot R \cdot P_{\text{O}}}
\]  

(2)

5V is a standard voltage which in most applications is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4890 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the POWER DISSIPATION section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 3:

\[
A_{\text{VD}} \geq \sqrt{\left(\frac{P_{\text{O}}}{R_{\text{IN}}^2}\right)/\left(\frac{v_{\text{IN}}}{v_{\text{rms}}}\right)} = \frac{V_{\text{rms}}}{V_{\text{inrms}}}
\]  

(3)

\[
R_{\text{IN}}/R_{\text{IN}} = A_{\text{VD}}/2
\]  

(4)

From Equation 3, the minimum \( A_{\text{VD}} \) is 2.83; use \( A_{\text{VD}} = 3 \).

Since the desired input impedance is 20 kΩ, and with an \( A_{\text{VD}} \) gain of 3, a ratio of 1.5:1 of \( R_{\text{L}} \) to \( R_{\text{IN}} \) results in an allocation of \( R_{\text{IN}} = 20 \, \text{kΩ} \) and \( R_{\text{L}} = 30 \, \text{kΩ} \). The final design step is to address the bandwidth requirements which must be stated as a pair of −3 dB frequency points. Five times away from a −3 dB point is 0.17 dB down from the passband response which is better than the required ±0.25 dB specified.

\[
f_{\text{L}} = 100\text{Hz}/5 = 20\text{Hz}
\]

\[
f_{\text{H}} = 20\text{kHz} \times 5 = 100\text{kHz}
\]

As stated in the External Components Description section, \( R_{\text{IN}} \) in conjunction with \( C_{\text{IN}} \) create a highpass filter.

\[
C_{\text{IN}} \geq 1/(2\pi \times 20 \, \text{kΩ} \times 20\text{Hz}) = 0.397 \mu \text{F}; \text{ use } 0.39 \mu \text{F}
\]
The high frequency pole is determined by the product of the desired frequency pole, $f_H$, and the differential gain, $A_{VD}$. With $A_{VD} = 3$ and $f_H = 100$kHz, the resulting GBWP = 300kHz which is much smaller than the LM4890 GBWP of 2.5MHz. This calculation shows that if a designer has a need to design an amplifier with a higher differential gain, the LM4890 can still be used without running into bandwidth limitations.

**Figure 68. HIGHER GAIN AUDIO AMPLIFIER**

The LM4890 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor (C4) may be needed as shown in Figure 68 to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that eliminates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of $R_3$ and $C_4$ will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is $R_3 = 20k\Omega$ and $C_4 = 25$pf. These components result in a -3dB point of approximately 320 kHz.
**Figure 69. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4890**

**Figure 70. REFERENCE DESIGN BOARD and LAYOUT - DSBGA**
LM4890 DSBGA BOARD ARTWORK

Silk Screen

Top Layer

Bottom Layer

Inner Layer V_{DD}

Inner Layer Ground

Submit Documentation Feedback

Copyright © 2001–2013, Texas Instruments Incorporated

Product Folder Links: LM4890
LM4890 SOIC DEMO BOARD ARTWORK

Figure 72. Silk Screen

Figure 73. Top Layer
Figure 74. Bottom Layer

Figure 75. Silk Screen

Figure 76. Top Layer

Figure 77. Bottom Layer

Table 1. Mono LM4890 Reference Design Boards
Table 1. Mono LM4890 Reference Design Boards
Bill of Material for all 3 Demo Boards (continued)

<table>
<thead>
<tr>
<th>Item</th>
<th>Part Number</th>
<th>Part Description</th>
<th>Qty</th>
<th>Ref Designator</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>551011208-001</td>
<td>LM4890 Mono Reference Design Board</td>
<td>1</td>
<td>U1</td>
</tr>
<tr>
<td>10</td>
<td>482911183-001</td>
<td>LM4890 Audio AMP</td>
<td>1</td>
<td>U1</td>
</tr>
<tr>
<td>20</td>
<td>151911207-001</td>
<td>Tant Cap 1uF 16V 10</td>
<td>1</td>
<td>C1</td>
</tr>
<tr>
<td>21</td>
<td>151911207-002</td>
<td>Cer Cap 0.39uF 50V Z5U 20% 1210</td>
<td>1</td>
<td>C2</td>
</tr>
<tr>
<td>25</td>
<td>152911207-001</td>
<td>Tant Cap 1uF 16V 10</td>
<td>1</td>
<td>C3</td>
</tr>
<tr>
<td>30</td>
<td>472911207-001</td>
<td>Res 20K Ohm 1/10W 5</td>
<td>3</td>
<td>R1, R2, R3</td>
</tr>
<tr>
<td>35</td>
<td>210007039-002</td>
<td>Jumper Header Vertical Mount 2X1 0.100</td>
<td>2</td>
<td>J1, J2</td>
</tr>
</tbody>
</table>

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATIONS

Power and Ground Circuits

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.
## REVISION HISTORY

Changes from Revision K (May 2013) to Revision L

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed layout of National Data Sheet to TI format</td>
<td>27</td>
</tr>
</tbody>
</table>
# PACKAGE OPTION ADDENDUM

## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM4890LDX/NOPB</td>
<td>OBSOLETE</td>
<td>WSON</td>
<td>NGZ</td>
<td>10</td>
<td>TBD</td>
<td>Call TI</td>
<td>Call TI</td>
<td>-40 to 85</td>
<td>L4890</td>
<td></td>
<td>Samples</td>
</tr>
<tr>
<td>LM4890M/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>LM4890M</td>
<td>Samples</td>
</tr>
<tr>
<td>LM4890MM/NOPB</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>G90</td>
<td>Samples</td>
</tr>
<tr>
<td>LM4890MMX/NOPB</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>3500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>G90</td>
<td>Samples</td>
</tr>
<tr>
<td>LM4890MX/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>LM4890M</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE**: Product device recommended for new designs.

**LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

[Diagram of reel dimensions]

#### TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>A0</th>
<th>B0</th>
<th>K0</th>
<th>W</th>
<th>P1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension designed to accommodate the component width</td>
<td>Dimension designed to accommodate the component length</td>
<td>Dimension designed to accommodate the component thickness</td>
<td>Overall width of the carrier tape</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

[Diagram of quadrant assignments]

*All dimensions are nominal.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM4890MM/NOPB</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>1000</td>
<td>178.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM4890MMX/NOPB</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>3500</td>
<td>330.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM4890MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.5</td>
<td>5.4</td>
<td>2.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM4890MM/NOPB</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>1000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LM4890MMX/NOPB</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>3500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LM4890MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
DGK (S-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO-187 variation AA, except interlead flash.

4073329/E 05/06
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated