

LM4924 Boomer[™] Audio Power Amplifier Series 2 Cell Battery, 40mW Per Channel Output Capacitor-Less (OCL) Stereo Headphone Audio Amplifier

Check for Samples: LM4924

FEATURES

- 2-Cell 1.5V to 3.6V Battery Operation
- OCL Mode for Stereo Headphone Operation
- Unity-Gain Stable
- "Click and Pop" Suppression Circuitry for Shutdown On and Off Transients
- Active Low Micropower Shutdown
- Thermal Shutdown Protection Circuitry

APPLICATIONS

- Portable Two-Cell Audio Products
- Portable Two-Cell Electronic Devices

KEY SPECIFICATIONS

- OCL Output Power
 - $(R_L = 16\Omega, V_{DD} = 3.0V, THD+N = 1\%),$ 40mW (Typ)
- Micropower Shutdown Current, 0.1µA (Typ)
- Supply Voltage Operating Range, 1.5V < V_{DD} < 3.6V
- PSRR 100Hz, V_{DD} = 3.0V, A_V = 2.5, 66dB (Typ)

Typical Application

DESCRIPTION

The LM4924 is a Output Capacitor-Less (OCL) stereo headphone amplifier, which when connected to a 3.0V supply, delivers 40mW per channel to a 16Ω load with less than 1% THD+N.

With the LM4924 packaged in the VSSOP and SON packages, the customer benefits include low profile and small size. These packages minimizes PCB area and maximizes output power.

The LM4924 features circuitry that reduces output transients ("clicks" and "pops") during device turn-on and turn-off, and Mute On and Off. An externally controlled, low-power consumption, active-low shutdown mode is also included in the LM4924. Boomer audio power amplifiers are designed specifically to use few external components and provide high quality output power in a surface mount packages.




Figure 1. Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Boomer is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

www.ti.com

SNAS272B -OCTOBER 2004-REVISED APRIL 2013

Connection Diagrams




Figure 2. VSSOP Package Top View See Package Number DGS for VSSOP





Figure 3. SON Package Top View See Package Number DSC0010A

Typical Connections







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage		3.8V
Storage Temperature		−65°C to +150°C
Input Voltage	-0.3V to V _{DD} +0.3V	
Power Dissipation ⁽³⁾	Internally limited	
ESD Susceptibility ⁽⁴⁾	2000V	
ESD Susceptibility on pin 7, 8, and 9 ⁽⁴⁾	2kV	
ESD Susceptibility ⁽⁵⁾	200V	
Junction Temperature		150°C
Calden lafermetien	Small Outline Package Vapor Phase (60sec)	215°C
Solder Information	Infrared (15 sec)	220°C
Thermal Decistores	θ _{JA} (typ) DGS	175°C/W
Thermal Resistance	θ _{JA} (typ) DSC0010A	73°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensue specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments' Sales Office/Distributors for availability and specifications.

(3) The maximum power dissipation is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature T_A and must be derated at elevated temperatures. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} - T_A)/θ_{JA}. For the LM4924, T_{JMAX} = 150°C. For the θ_{JAS}, please see the Application Information section or the Absolute Maximum Ratings section.

(4) Human body model, 100pF discharged through a $1.5k\Omega$ resistor.

(5) Machine model, 220pF–240pF discharged through all pins.

Operating Ratings

Tomperature Dance	$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
Temperature Range	Supply Voltage	$1.5V \le V_{DD} \le 3.6V$

Electrical Characteristics V_{DD} = 3.0V⁽¹⁾⁽²⁾

The following specifications apply for the circuit shown in Figure 4, unless otherwise specified. $A_V = 2.5$, $R_L = 16\Omega$. Limits apply for $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM4	Units	
			Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, I_O = 0A, R_L = \infty^{(5)}$	1.5	1.9	mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND	0.1	1	µA (max)
V _{OS}	Output Offset Voltage		1	10	mV (max)
P _O Output Power ⁽⁶⁾		f = 1kHz, per channel			
	Output Power(*)	OCL (Figure 4), THD+N = 1%	40	30	mW (min)
V _{NO}	Output Voltage Noise	20Hz to 20kHz, A-weighted, Figure 4	13		μV _{RMS}
THD		$P_{O} = 10 \text{mW}$	0.1	0.5	%
Crosstalk		Freq = 1kHz	45	35	dB (min)
	Deven Overska Delevitera Detie	$V_{RIPPLE} = 200 \text{mV}_{P-P}$ sine wave			
PSRR	Power Supply Rejection Ratio	Freq = 100Hz, OCL	66	58	dB (min)
T _{WAKE-UP}	Wake-Up Time	$1.5V \le V_{DD} \le 3.6V$, Figure 4	230		msec

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensue specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) All voltages are measured with respect to the ground (GND) pins unless otherwise specified.

(3) Typicals are measured at 25°C and represent the parametric norm.

- (4) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (5) The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.
- (6) Output power is measured at the device terminals.

Copyright © 2004–2013, Texas Instruments Incorporated



Electrical Characteristics $V_{DD} = 3.0V^{(1)(2)}$ (continued)

The following specifications apply for the circuit shown in Figure 4, unless otherwise specified. $A_V = 2.5$, $R_L = 16\Omega$. Limits apply for $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM4	Units	
		Typical ⁽³⁾ Limi		Limit ⁽⁴⁾	(Limits)
V _{IH}	Control Logic High	$1.5V \le V_{DD} \le 3.6V$		$0.7V_{DD}$	V (min)
V _{IL}	Control Logic Low	$1.5V \le V_{DD} \le 3.6V$		0.3V _{DD}	V (max)
Mute Attenuation		$1V_{PP}$ Reference, $R_{IN} = 20k$, $R_{FB} = 50k$	90	70	dB

Electrical Characteristics V_{DD} = 1.8V⁽¹⁾⁽²⁾

The following specifications apply for the circuit shown in Figure 4, unless otherwise specified. $A_V = 2.5$, $R_L = 16\Omega$. Limits apply for $T_A = 25^{\circ}C$.


Symbol	Parameter	Conditions	LM4	Units	
			Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, I_{O} = 0A, R_{L} = \infty$ ⁽⁵⁾	1.4		mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND	0.1		µA (max)
V _{OS}	Output Offset Voltage		1		mV (max)
		f = 1kHz			
Po	Output Power ⁽⁶⁾	OCL Per channel, Figure 4, Freq = 1kHz THD+N = 1%	10		mW
V _{NO}	Output Voltage Noise	20Hz to 20kHz, A-weighted, Figure 4	10		μV _{RMS}
THD		$P_0 = 5mW$	0.1		%
Crosstalk		Freq = 1kHz	45		dB (min)
		$V_{RIPPLE} = 200 \text{mV}_{P-P}$ sine wave			
PSRR	Power Supply Rejection Ratio	Freq = 100Hz, OCL	66		dB


(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensue specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (2) All voltages are measured with respect to the ground (GND) pins unless otherwise specified.
- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (5) The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.
- (6) Output power is measured at the device terminals.



Typical Performance Characteristics











Figure 8.





SNAS272B-OCTOBER 2004-REVISED APRIL 2013
















Figure 12.

 $\begin{array}{l} Power \ Supply \ Rejection \ Ratio \\ V_{DD} = 3.0V, \ R_L = 16\Omega, \\ Vripple = 200mVp-p, \ Input \ Terminated \ into \ 10\Omega \ load \end{array}$







6




SNAS272B-OCTOBER 2004-REVISED APRIL 2013

96

112

3.6



SNAS272B-OCTOBER 2004-REVISED APRIL 2013




Figure 23.



Application Information

ELIMINATING OUTPUT COUPLING CAPACITORS

Typical single-supply audio amplifiers that drive single-ended (SE) headphones use a coupling capacitor on each SE output. This output coupling capacitor blocks the half-supply voltage to which the output amplifiers are typically biased and couples the audio signal to the headphones. The signal return to circuit ground is through the headphone jack's sleeve.

The LM4924 eliminates these output coupling capacitors. V_oC is internally configured to apply a $1/2V_{DD}$ bias voltage to a stereo headphone jack's sleeve. This voltage matches the quiescent voltage present on the V_oA and V_oB outputs that drive the headphones. The headphones operate in a manner similar to a bridge-tied-load (BTL). The same DC voltage is applied to both headphone speaker terminals. This results in no net DC current flow through the speaker. AC current flows through a headphone speaker as an audio signal's output amplitude increases on the speaker's terminal.

The headphone jack's sleeve is not connected to circuit ground. Using the headphone output jack as a line-level output will place the LM4924's bandgap $1/2V_{DD}$ bias on a plug's sleeve connection. This presents no difficulty when the external equipment uses capacitively coupled inputs. For the very small minority of equipment that is DC-coupled, the LM4924 monitors the current supplied by the amplifier that drives the headphone jack's sleeve. If this current exceeds $500mA_{PK}$, the amplifier is shutdown, protecting the LM4924 and the external equipment.

BYPASS CAPACITOR VALUE SELECTION

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_{BYPASS} , the capacitor connected to the BYPASS pin. Since C_{BYPASS} determines how fast the LM4924 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4924's outputs ramp to their quiescent DC voltage (nominally $V_{DD}/2$), the smaller the turn-on pop. Choosing C_B equal to 4.7μ F along with a small value of C_i (in the range of 0.1μ F to 0.47μ F), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. This ensures that output transients are eliminated when power is first applied or the LM4924 resumes operation after shutdown.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4924 contains circuitry that eliminates turn-on and shutdown transients ("clicks and pops"). For this discussion, turn-on refers to either applying the power supply voltage or when the micro-power shutdown mode is deactivated.

As the $V_{DD}/2$ voltage present at the BYPASS pin ramps to its final value, the LM4924's internal amplifiers are configured as unity gain buffers. An internal current source charges the capacitor connected between the BYPASS pin and GND in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $V_{DD}/2$. As soon as the voltage on the bypass pin is stable, the device becomes fully operational and the amplifier outputs are reconnected to their respective output pins. Although the BYPASS pin current cannot be modified, changing the size of C_{BYPASS} alters the device's turn-on time. There is a linear relationship between the size of C_{BYPASS} and the turn-on time. Here are some typical turn-on times for various values of C_{BYPASS} .

AMPLIFIER CONFIGURATION EXPLANATION

As shown in Figure 1, the LM4924 has three operational amplifiers internally. Two of the amplifier's have externally configurable gain while the other amplifier is internally fixed at the bias point acting as a unity-gain buffer. The closed-loop gain of the two configurable amplifiers is set by selecting the ratio of R_f to R_j . Consequently, the gain for each channel of the IC is

$$A_V = -(R_f/R_i)$$

(1)

By driving the loads through outputs V_{O1} and V_{O2} with V_{O3} acting as a buffered bias voltage the LM4924 does not require output coupling capacitors. The typical single-ended amplifier configuration where one side of the load is connected to ground requires large, expensive output coupling capacitors.

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

TEXAS INSTRUMENTS

www.ti.com

A configuration such as the one used in the LM4924 has a major advantage over single supply, single-ended amplifiers. Since the outputs V_{O1} , V_{O2} , and V_{O3} are all biased at 1/2 V_{DD} , no net DC voltage exists across each load. This eliminates the need for output coupling capacitors that are required in a single-supply, single-ended amplifier configuration. Without output coupling capacitors in a typical single-supply, single-ended amplifier, the bias voltage is placed across the load resulting in both increased internal IC power dissipation and possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 2

$$P_{DMAX} = 4(V_{DD})^2 / (\pi^2 R_L)$$

(2)

It is critical that the maximum junction temperature T_{JMAX} of 150°C is not exceeded. Since the typical application is for headphone operation (16 Ω impedance) using a 3.3V supply the maximum power dissipation is only 138mW. Therefore, power dissipation is not a major concern.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is important for low noise performance and high power supply rejection. The capacitor location on the power supply pins should be as close to the device as possible.

Typical applications employ a 3.0V regulator with 10μ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4924. A bypass capacitor value in the range of 0.1μ F to 1μ F is recommended for C_S.

MICRO POWER SHUTDOWN

The voltage applied to the SHUTDOWN pin controls the LM4924's shutdown function. Activate micro-power shutdown by applying a logic-low voltage to the SHUTDOWN pin. When active, the LM4924's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The trigger point is 0.4V (max) for a logic-low level, and 1.5V (min) for a logic-high level. The low 0.1µA (typ) shutdown current is achieved by applying a voltage that is as near as ground as possible to the SHUTDOWN pin. A voltage that is higher than ground may increase the shutdown current.

There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external 100k Ω pull-up resistor between the SHUTDOWN pin and V_{DD}. Connect the switch between the SHUTDOWN pin and ground. Select normal amplifier operation by opening the switch. Closing the switch connects the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin. Driving the SHUTDOWN pin with active circuitry eliminates the pull-up resistor.

SELECTING EXTERNAL COMPONENTS

Selecting proper external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4924 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4924 is unity-gain stable which gives the designer maximum system flexibility. The LM4924 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than $1V_{rms}$ are available from sources such as audio codecs. Very large values should not be used for the gain-setting resistors. Values for R_i and R_f should be less than 1M Ω . Please refer to the section, AUDIO POWER AMPLIFIER DESIGN, for a more complete explanation of proper gain selection

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. The input coupling capacitor, C_i , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response and turn-on time.



SELECTION OF INPUT CAPACITOR SIZE

Amplifying the lowest audio frequencies requires a high value input coupling capacitor, C_i. A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using headphones with this limited frequency response reap little improvement by using a high value input capacitor.

In addition to system cost and size, turn-on time is affected by the size of the input coupling capacitor Ci. A larger input coupling capacitor requires more charge to reach its guiescent DC voltage. This charge comes from the output via the feedback Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on time can be minimized. A small value of Ci (in the range of 0.1µF to 0.39µF), is recommended.

USING EXTERNAL POWERED SPEAKERS

The LM4924 is designed specifically for headphone operation. Often the headphone output of a device will be used to drive external powered speakers. The LM4924 has a differential output to eliminate the output coupling capacitors. The result is a headphone jack sleeve that is connected to V₀₃ instead of GND. For powered speakers that are designed to have single-ended signals at the input, the click and pop circuitry will not be able to eliminate the turn-on/turn-off click and pop. Unless the inputs to the powered speakers are fully differential the turn-on/turn-off click and pop will be very large.

AUDIO POWER AMPLIFIER DESIGN

A 30mW/32Ω Audio Amplifier

Given:	
Power Output	30mWrms
Load Impedance	32Ω
Input Level	1Vrms
Input Impedance	20kΩ

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the Typical Performance Characteristics section, the supply rail can be easily found.

Since 3.3V is a standard supply voltage in most applications, it is chosen for the supply rail in this example. Extra supply voltage creates headroom that allows the LM4924 to reproduce peaks in excess of 30mW without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does no violate the conditions explained in the POWER DISSIPATION section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 3.

$$A_{V} \geq \sqrt{(P_{0}R_{1})}/(V_{1N}) = V_{orms}/V_{inrms}$$

From Equation 3, the minimum A_V is 0.98; use $A_V = 1$. Since the desired input impedance is 20k Ω , and with A_V equal to 1, a ratio of 1:1 results from Equation 1 for R_f to R_i. The values are chosen with R_i = 20k Ω and R_f = 20kΩ.

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired ±0.25dB pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the ±0.25dB desired limit. The results are an

$$f_{L} = 100Hz/5 = 20Hz$$

and an

(5)

(4)

(3)

As mentioned in the SELECTING EXTERNAL COMPONENTS section, Ri and Ci create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation 4. (6)

 $C_i \geq 1/(2\pi R_i f_i)$

 $f_{H} = 20kHz \times 5 = 100kHz$

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

www.ti.com

NSTRUMENTS

EXAS


The result is

 $1/(2\pi^{*}20k\Omega^{*}20Hz) = 0.397\mu F$

Use a 0.39µF capacitor, the closest standard value.

The high frequency pole is determined by the product of the desired frequency pole, f_H, and the differential gain, A_V . With an $A_V = 1$ and $f_H = 100$ kHz, the resulting GBWP = 100 kHz which is much smaller than the LM4924 GBWP of 11MHz. This figure displays that if a designer has a need to design an amplifier with higher differential gain, the LM4924 can still be used without running into bandwidth limitations.

HIGHER GAIN AUDIO AMPLIFIER




The LM4924 is unity-gain stable and requires no external components besides gain-setting resistors, input coupling capacitors, and proper supply bypassing in the typical application. However, if a very large closed-loop differential gain is required, a feedback capacitor (Cf) may be needed to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that eliminates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of R_f and C_f will cause frequency response roll off before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency roll off is Rf = $20k\Omega$ and C_f = 25pF. These components result in a -3dB point of approximately 320kHz.



SNAS272B-OCTOBER 2004-REVISED APRIL 2013

REFERENCE DESIGN BOARD and LAYOUT GUIDELINES VSSOP & SON BOARDS



A. R_{PU}2 is not required. It is used for test measurement purposes only.

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

Minimization of THD

PCB trace impedance on the power, ground, and all output traces should be minimized to achieve optimal THD performance. Therefore, use PCB traces that are as wide as possible for these connections. As the gain of the amplifier is increased, the trace impedance will have an ever increasing adverse affect on THD performance. At unity-gain (0dB) the parasitic trace impedance effect on THD performance is reduced but still a negative factor in the THD performance of the LM4924 in a given application.

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

Texas Instruments

www.ti.com

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

Power and Ground Circuits

For two layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can greatly enhance low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required may be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "PI-filter" can be helpful in minimizing high frequency noise coupling between the analog and digital sections. Further, place digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components

All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

SNAS272B-OCTOBER 2004-REVISED APRIL 2013

Cł	nanges from Revision A (April 2013) to Revision B Pa	age
•	Changed layout of National Data Sheet to TI format	14



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM4924MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	GB7	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4924MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

5-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4924MM/NOPB	VSSOP	DGS	10	1000	208.0	191.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated