LM5105 Features
• Drives Both a High-Side and Low-Side N-Channel MOSFET
• 1.8-A Peak Gate Drive Current
• Bootstrap Supply Voltage Range up to 118-V DC
• Integrated Bootstrap Diode
• Single TTL Compatible Input
• Programmable Turnon Delays (Dead Time)
• Enable Input Pin
• Fast Turnoff Propagation Delays (26 ns Typical)
• Drives 1000 pF With 15-ns Rise and Fall Time
• Supply Rail Undervoltage Lockout
• Low Power Consumption
• Package: Thermally Enhanced 10-Pin WSON (4 mm x 4 mm)

LM5105 Description
The LM5105 is a high-voltage gate driver designed to drive both the high-side and low-side N-Channel MOSFETs in a synchronous buck or half-bridge configuration. The floating high-side driver is capable of working with rail voltages up to 100 V. The single control input is compatible with TTL signal levels and a single external resistor programs the switching transition dead time through tightly matched turnon delay circuits. A high-voltage diode is provided to charge the high-side gate-drive bootstrap capacitor. The robust level shift technology operates at high speed while consuming low power and provides clean output transitions. Undervoltage lockout disables the gate driver when either the low-side or the bootstrapped high-side supply voltage is below the operating threshold. The LM5105 is offered in the thermally enhanced WSON plastic package.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5105</td>
<td>WSON (10)</td>
<td>4.00 mm x 4.00 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.
# Table of Contents

1 Features ................................................................. 1
2 Applications ............................................................ 1
3 Description ............................................................... 1
4 Revision History .................................................... 2
5 Pin Configuration and Functions ................................. 3
6 Specifications .......................................................... 4
   6.1 Absolute Maximum Ratings .................................. 4
   6.2 ESD Ratings ....................................................... 4
   6.3 Recommended Operating Conditions ........................ 4
   6.4 Thermal Information ............................................ 5
   6.5 Electrical Characteristics ...................................... 5
   6.6 Switching Characteristics ...................................... 6
   6.7 Typical Characteristics ....................................... 8
7 Detailed Description .................................................. 11
   7.1 Overview .......................................................... 11
   7.2 Functional Block Diagram .................................... 11
   7.3 Feature Description .......................................... 11
   7.4 Device Functional Modes .................................... 12
8 Application and Implementation ............................... 13
   8.1 Application Information ...................................... 13
   8.2 Typical Application ........................................... 13
9 Power Supply Recommendations ............................... 16
   9.1 Power Dissipation Considerations ........................ 16
   9.2 HS Transient Voltages Below Ground .................... 16
10 Layout ................................................................. 17
   10.1 Layout Guidelines ............................................. 17
   10.2 Layout Example ................................................ 17
11 Device and Documentation Support ............................ 18
   11.1 Documentation Support ..................................... 18
   11.2 Receiving Notification of Documentation Updates ....... 18
   11.3 Community Resource ........................................ 18
   11.4 Trademarks .................................................... 18
   11.5 Electrostatic Discharge Caution ........................... 18
   11.6 Glossary ........................................................ 18
12 Mechanical, Packaging, and Orderable Information ....... 18

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision D (March 2016) to Revision E

- Updated values in the Thermal Information table to align with JEDEC standards .................................................. 5

### Changes from Revision C (March 2013) to Revision D

- Added Device Information table, ESD Ratings, Detailed Description section, Application and Implementation section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .................................................. 1

### Changes from Revision B (March 2013) to Revision C

- Changed layout of National Semiconductor Data Sheet to TI format ................................................................. 13
# Pin Configuration and Functions

The LM5105 includes five pins that configure and control the operation of the gate driver.

## DPR Package

10-Pin WSON

**Top View**

### Pin Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>TYPE(1)</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>NO.</td>
<td>NAME</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>VDD</td>
<td>P</td>
</tr>
<tr>
<td>2</td>
<td>HB</td>
<td>P</td>
</tr>
<tr>
<td>3</td>
<td>HO</td>
<td>O</td>
</tr>
<tr>
<td>4</td>
<td>HS</td>
<td>P</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>—</td>
</tr>
<tr>
<td>6</td>
<td>RDT</td>
<td>I</td>
</tr>
<tr>
<td>7</td>
<td>EN</td>
<td>I</td>
</tr>
<tr>
<td>8</td>
<td>IN</td>
<td>I</td>
</tr>
<tr>
<td>9</td>
<td>VSS</td>
<td>G</td>
</tr>
<tr>
<td>10</td>
<td>LO</td>
<td>O</td>
</tr>
</tbody>
</table>

---

- **VDD**: Positive gate drive supply. Decouple VDD to VSS using a low ESR/ESL capacitor, placed as close to the IC as possible.
- **HB**: High-side gate driver bootstrap rail. Connect the positive terminal of bootstrap capacitor to the HB pin and connect negative terminal to HS. The Bootstrap capacitor must be placed as close to IC as possible.
- **HO**: High-side gate driver output. Connect to the gate of high side N-MOS device through a short, low inductance path.
- **HS**: High-side MOSFET source connection. Connect to the negative terminal of the bootstrap capacitor and to the source of the high side N-MOS device.
- **NC**: Not connected.
- **RDT**: Dead-time programming pin. A resistor from RDT to VSS programs the turn-on delay of both the high and low side MOSFETs. The resistor must be placed close to the IC to minimize noise coupling from adjacent PCB traces.
- **EN**: Logic input for driver disable or enable. TTL compatible threshold with hysteresis. LO and HO are held in the low state when EN is low.
- **IN**: Logic input for gate driver. TTL compatible threshold with hysteresis. The high side MOSFET is turned on and the low side MOSFET turned off when IN is high.
- **VSS**: Ground return. All signals are referenced to this ground.
- **LO**: Low-side gate driver output. Connect to the gate of the low side N-MOS device with a short, low inductance path.
- **Exposed Pad**: It is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB to aid thermal dissipation.

---

(1) **G = Ground, I = Input, O = Output, P = Power**
6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)(2)}\)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{DD} ) to (V_{SS})</td>
<td>–0.3</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>HB to HS</td>
<td>–0.3</td>
<td>18</td>
<td>V</td>
</tr>
<tr>
<td>IN and EN to (V_{SS})</td>
<td>–0.3</td>
<td>(V_{DD} + 0.3)</td>
<td>V</td>
</tr>
<tr>
<td>LO to (V_{SS})</td>
<td>–0.3</td>
<td>(V_{DD} + 0.3)</td>
<td>V</td>
</tr>
<tr>
<td>HO to (V_{SS})</td>
<td>(HS – 0.3)</td>
<td>(HB + 0.3)</td>
<td>V</td>
</tr>
<tr>
<td>HS to (V_{SS}) (^{(3)})</td>
<td>–5</td>
<td>100</td>
<td>V</td>
</tr>
<tr>
<td>HB to (V_{SS})</td>
<td>118</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>RDT to (V_{SS})</td>
<td>–0.3</td>
<td>5</td>
<td>V</td>
</tr>
<tr>
<td>Junction temperature, (T_J)</td>
<td>150</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage temperature, (T_{stg})</td>
<td>–55</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage generally does not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than \(V_{DD} – 15\) V. For example, if \(V_{DD} = 10\) V, the negative transients at HS must not exceed –5 V.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>(V_{ESD})</th>
<th>Electrostatic discharge</th>
<th>Human-body model (HBM) (^{(1)(2)})</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>±2000</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) The human-body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. Pin 2, Pin 3 and Pin 4 are rated at 500 V.

6.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{DD})</td>
<td>8</td>
<td></td>
<td>14</td>
<td>V</td>
</tr>
<tr>
<td>HS (^{(1)})</td>
<td>–1</td>
<td></td>
<td>100</td>
<td>V</td>
</tr>
<tr>
<td>HB</td>
<td>(HS + 8)</td>
<td>(HS + 14)</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>HS Slew rate</td>
<td></td>
<td>&lt;50</td>
<td>V/ns</td>
<td></td>
</tr>
<tr>
<td>(T_J) Junction temperature</td>
<td>–40</td>
<td></td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) In the application the HS node is clamped by the body diode of the external lower N-MOSFET; therefore, the HS voltage generally does not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than \(V_{DD} – 15\) V. For example, if \(V_{DD} = 10\) V, the negative transients at HS must not exceed –5 V.
6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>LM5105 DPR (WSON)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction-to-ambient thermal resistance</td>
<td>37.8</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (top) thermal resistance</td>
<td>36.2</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board thermal resistance</td>
<td>14.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-top characterization parameter</td>
<td>0.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board characterization parameter</td>
<td>15.2</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>4.4</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Unless otherwise noted, \( V_{DD} = HB = 12 \text{ V} \), \( V_{SS} = HS = 0 \text{ V} \), \( EN = 5 \text{ V} \), no load on LO or HO, \( R_{DT} = 100 \text{ kΩ} \). Typical limits are for \( T_J = 25°C \), and minimum and maximum limits apply over the operating junction temperature range (-40°C to 125°C).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{DD} ) ( V_{DD} ) quiescent current</td>
<td>( IN = EN = 0 \text{ V} )</td>
<td>0.34</td>
<td>0.6</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{DDO} ) ( V_{DD} ) operating current</td>
<td>( f = 500 \text{ kHz} )</td>
<td>1.65</td>
<td>3</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{HB} ) Total HB quiescent current</td>
<td>( IN = EN = 0 \text{ V} )</td>
<td>0.06</td>
<td>0.2</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{HBO} ) Total HB operating current</td>
<td>( f = 500 \text{ kHz} )</td>
<td>1.3</td>
<td>3</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{HBS} ) HB to ( V_{SS} ) current, quiescent</td>
<td>( HS = HB = 100 \text{ V} )</td>
<td>0.05</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>( I_{HBSO} ) HB to ( V_{SS} ) current, operating</td>
<td>( f = 500 \text{ kHz} )</td>
<td>0.1</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( V_{IL} ) Low-level input voltage threshold</td>
<td></td>
<td>0.8</td>
<td>1.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH} ) High-level input voltage threshold</td>
<td></td>
<td>1.8</td>
<td>2.2</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( R_{pd} ) Input pulldown resistance pin IN and EN</td>
<td></td>
<td>100</td>
<td>200</td>
<td>500</td>
<td>kΩ</td>
</tr>
<tr>
<td>VRDT Nominal voltage at RDT</td>
<td></td>
<td>2.7</td>
<td>3</td>
<td>3.3</td>
<td>V</td>
</tr>
<tr>
<td>IRDT RDT pin current limit</td>
<td>( RDT = 0 \text{ V} )</td>
<td>0.75</td>
<td>1.5</td>
<td>2.25</td>
<td>mA</td>
</tr>
<tr>
<td>( V_{DDR} ) ( V_{DD} ) rising threshold</td>
<td></td>
<td>6</td>
<td>6.9</td>
<td>7.4</td>
<td>V</td>
</tr>
<tr>
<td>( V_{DDH} ) ( V_{DD} ) threshold hysteresis</td>
<td></td>
<td>0.5</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{HBR} ) HB rising threshold</td>
<td></td>
<td>5.7</td>
<td>6.6</td>
<td>7.1</td>
<td>V</td>
</tr>
<tr>
<td>( V_{HBH} ) HB threshold hysteresis</td>
<td></td>
<td>0.4</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{DL} ) Low-current forward voltage</td>
<td>( I_{VDD-HB} = 100 \text{ μA} )</td>
<td>0.6</td>
<td>0.9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{DH} ) High-current forward voltage</td>
<td>( I_{VDD-HB} = 100 \text{ mA} )</td>
<td>0.85</td>
<td>1.1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( R_{D} ) Dynamic resistance</td>
<td>( I_{VDD-HB} = 100 \text{ mA} )</td>
<td>0.8</td>
<td>1.5</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>( V_{OHL} ) Low-level output voltage</td>
<td>( I_{LO} = 100 \text{ mA} )</td>
<td>0.25</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OHL} ) High-level output voltage</td>
<td>( I_{LO} = -100 \text{ mA}, \ V_{OHL} = V_{DD} - V_{LO} )</td>
<td>0.35</td>
<td>0.55</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_{OHL} ) Peak pullup current</td>
<td>( LO = 0 \text{ V} )</td>
<td>1.8</td>
<td></td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>( I_{OLL} ) Peak pulldown current</td>
<td>( LO = 12 \text{ V} )</td>
<td>1.6</td>
<td></td>
<td>A</td>
<td></td>
</tr>
</tbody>
</table>

(1) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).
Electrical Characteristics (continued)

Unless otherwise noted, $V_{DD} = HB = 12\, V$, $V_{SS} = HS = 0\, V$, $EN = 5\, V$, no load on LO or HO, $RDT = 100\, k\Omega$\(^{(1)}\). Typical limits are for $T_J = 25°C$, and minimum and maximum limits apply over the operating junction temperature range ($–40°C$ to $125°C$).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OLH}$ Low-level output voltage</td>
<td>$I_{HO} = 100, mA$</td>
<td>0.25</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OHH}$ High-level output voltage</td>
<td>$I_{HO} = –100, mA$, $V_{OHH} = HB – HO$</td>
<td>0.35</td>
<td>0.55</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{OH}$ Peak pullup current</td>
<td>$HO = 0, V$</td>
<td>1.8</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$I_{OL}$ Peak pulldown current</td>
<td>$HO = 12, V$</td>
<td>1.6</td>
<td></td>
<td></td>
<td>A</td>
</tr>
</tbody>
</table>

### 6.6 Switching Characteristics

Unless otherwise noted, $V_{DD} = HB = 12\, V$, $V_{SS} = HS = 0\, V$, no load on LO or HO\(^{(1)}\). Typical limits are for $T_J = 25°C$, and minimum and maximum limits apply over the operating junction temperature range ($–40°C$ to $125°C$).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{LPHL}$ Lower turnoff propagation delay</td>
<td></td>
<td>26</td>
<td>56</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HPHL}$ Upper turnoff propagation delay</td>
<td></td>
<td>26</td>
<td>56</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{LPLH}$ Lower turnon propagation delay</td>
<td>$RDT = 100, k$</td>
<td>485</td>
<td>595</td>
<td>705</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HPPL}$ Upper turnon propagation delay</td>
<td>$RDT = 100, k$</td>
<td>485</td>
<td>595</td>
<td>705</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{LP}$ Lower turnon propagation delay</td>
<td>$RDT = 10, k$</td>
<td>75</td>
<td>105</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HP}$ Upper turnon propagation delay</td>
<td>$RDT = 10, k$</td>
<td>75</td>
<td>105</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{en}$, $t_{sd}$ Enable and shutdown propagation delay</td>
<td></td>
<td>28</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$DT1$, $DT2$ Dead-time LO OFF to HO ON and HO OFF to LO ON</td>
<td>$RDT = 100, k$</td>
<td>570</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$MDT$ Dead-time matching</td>
<td>$RDT = 10, k$</td>
<td>80</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{R}$, $t_{F}$ Either output rise or fall time</td>
<td>$C_L = 1000, pF$</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{BS}$ Bootstrap diode turnon or turnoff time</td>
<td>$I_F = 20, mA$, $I_R = 200, mA$</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

![Figure 1. LM5105 Input - Output Waveforms](https://www.ti.com/lit/an/snas349e/snas349e.pdf)
Figure 2. LM5105 Switching Time Definitions: $T_{LPLH}$, $T_{LP HL}$, $T_{HPLH}$, $T_{HP HL}$

Figure 3. LM5105 Enable: $T_{sd}$

Figure 4. LM5105 Dead-Time: $DT$
6.7 Typical Characteristics

Figure 5. VDD Operating Current vs Frequency

Figure 6. Operating Current vs Temperature

Figure 7. Quiescent Current vs Supply Voltage

Figure 8. Quiescent Current vs Temperature

Figure 9. HB Operating Current vs Frequency

Figure 10. HO & LO Peak Output Current vs Output Voltage
Typical Characteristics (continued)

Figure 11. Diode Forward Voltage

Figure 12. Undervoltage Hysteresis vs Temperature

Figure 13. Undervoltage Rising Threshold vs Temperature

Figure 14. LO & HO High-Level Output Voltage vs Temperature

Figure 15. LO & HO Low-Level Output Voltage vs Temperature

Figure 16. Input Threshold vs Temperature
Typical Characteristics (continued)

Figure 17. Dead-Time vs RT Resistor Value

Figure 18. Dead-Time vs Temperature (RT = 10 k)

Figure 19. Dead-Time vs Temperature (RT = 100 k)
7  Detailed Description

7.1  Overview
The LM5105 is a single PWM input Gate Driver with Enable that offers a programmable dead time. The dead time is set with a resistor at the RDT pin and can be adjusted from 100 ns to 600 ns. The wide dead-time programming range provides the flexibility to optimize drive signal timing for a wide range of MOSFETS and applications.

The RDT pin is biased at 3 V and current-limited to 1-mA maximum programming current. The time delay generator accommodates resistor values from 5 k to 100 k with a dead time that is proportional to the RDT resistance. Grounding the RDT pin programs the LM5105 to drive both outputs with minimum dead time.

7.2  Functional Block Diagram

7.3  Feature Description

7.3.1  Start-Up and UVLO
Both top and bottom drivers include undervoltage lockout (UVLO) protection circuitry, which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (HB – HS) independently. The UVLO circuit inhibits each driver until sufficient supply voltage is available to turn on the external MOSFETS, and the UVLO hysteresis prevents chattering during supply voltage transitions. When the supply voltage is applied to the V_{DD} pin of LM5105, the top and bottom gates are held low until V_{DD} exceeds the UVLO threshold, typically about 6.9 V. Any UVLO condition on the bootstrap capacitor disables only the high-side output (HO).
7.4 Device Functional Modes

Table 1 lists the functional modes for LM5105.

<table>
<thead>
<tr>
<th>EN</th>
<th>IN PIN</th>
<th>LO PIN</th>
<th>HO PIN</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>Any</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

Table 1. Function Table
8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5105 is one of the latest generation of high-voltage gate drivers which are designed to drive both the high-side and low-side N-channel MOSFETs in a half-bridge or full-bridge configuration or in a synchronous buck circuit. The floating high-side driver can operate with supply voltages up to 110 V. This allows for N-channel MOSFET control in half-bridge, full-bridge, push-pull, two-switch forward, and active clamp topologies.

The outputs of the LM5105 are controlled from a single input. The rising edge of each output can be delayed with a programming resistor.

8.2 Typical Application

![Diagram of LM5105 Driving MOSFETs Connected in Half-Bridge Configuration](image-url)

Figure 20. LM5105 Driving MOSFETs Connected in Half-Bridge Configuration

8.2.1 Design Requirements

Table 2 lists the design parameters for this application example.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Drive IC</td>
<td>LM5105</td>
</tr>
<tr>
<td>Mosfet</td>
<td>CSD18531Q5A</td>
</tr>
<tr>
<td>VDD</td>
<td>10 V</td>
</tr>
<tr>
<td>Qgmax</td>
<td>43 nC</td>
</tr>
<tr>
<td>Fsw</td>
<td>100 kHz</td>
</tr>
<tr>
<td>Dmax</td>
<td>95%</td>
</tr>
<tr>
<td>IHBS</td>
<td>10 µA</td>
</tr>
<tr>
<td>VDH</td>
<td>1.1 V</td>
</tr>
</tbody>
</table>

Table 2. Design Parameters
Table 2. Design Parameters (continued)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{HBR}$</td>
<td>7.1 V</td>
</tr>
<tr>
<td>$V_{HBL}$</td>
<td>0.4 V</td>
</tr>
</tbody>
</table>

### 8.2.2 Detailed Design Procedure

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL}$$

where

- $V_{DD}$ = Supply voltage of the gate drive IC
- $V_{DH}$ = Bootstrap diode forward voltage drop
- $V_{gsmin}$ = Minimum gate source threshold voltage

$$C_{BOOT} = \frac{Q_{TOTAL}}{\Delta V_{HB}}$$

$$Q_{TOTAL} = Q_{gmax} + HBS \times \frac{D_{Max}}{F_{SW}}$$

The quiescent current of the bootstrap circuit is 10 µA, which is negligible compared to the $Q_{gs}$ of the MOSFET.

$$Q_{TOTAL} = 43nC + 10\mu A \times \frac{0.95}{100kHz}$$

$$Q_{TOTAL} = 43.01 nC$$

In practice the value for the $C_{BOOT}$ capacitor should be greater than that calculated to allow for situations where the power stage may skip pulse due to load transients. In this circumstance the boot capacitor must maintain the HB pin voltage above the UVLO voltage for the HB circuit.

As a general rule the local $V_{DD}$ bypass capacitor should be 10 times greater than the calculated value of $C_{BOOT}$.

$$V_{HBL} = V_{HBR} - V_{HBL}$$

$$V_{HBL} = 6.7 V$$

$$\Delta V_{HB} = 10 V - 1.1 V - 6.7 V$$

$$\Delta V_{HB} = 2.2 V$$

$$C_{BOOT} = 43.01 nC / 2.2 V$$

$$C_{BOOT} = 19.6 nF$$

In practice, the value of $C_{Boot}$ is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the $C_{Boot}$ value and place it as close to the VDD and VSS pins as possible. A 50-V, 0.1-µF capacitor is chosen in this example.

The bootstrap and bias capacitors should be ceramic types with X7R dielectric. The voltage rating should be twice that of the maximum VDD to allow for loss of capacitance once the devices have a DC bias voltage across them and to ensure long-term reliability of the devices.

The resistor values, RT, for setting turnon delay can be found in Figure 17.
8.2.3 Application Curves

Figure 21. Diode Power Dissipation, \( V_{IN} = 80 \) V

Figure 22. Diode Power Dissipation, \( V_{IN} = 40 \) V

Figure 23. Gate Driver Power Dissipation (LO + HO)
\( V_{CC} = 12 \) V, Neglecting Diode Losses
9 Power Supply Recommendations

9.1 Power Dissipation Considerations

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency \( f \), output load capacitance on LO and HO \( C_L \), and supply voltage \( V_{DD} \) and can be roughly calculated with Equation 12.

\[
P_{DGATES} = 2 \times f \times C_L \times V_{DD}^2
\]  

(12)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. Figure 23 shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the previous equation. Figure 23 can be used to approximate the power losses due to the gate drivers.

9.2 HS Transient Voltages Below Ground

The HS node is always clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

1. HS must always be at a lower potential than HO. Pulling HO more than \(-0.3\, \text{V}\) below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.

2. HB to HS operating voltage should be \(14\, \text{V}\) or less. Hence, if the HS pin transient voltage is \(-5\, \text{V}\), VDD should be ideally limited to \(9\, \text{V}\) to keep HB to HS below \(14\, \text{V}\).

3. Low ESR bypass capacitors from HB to HS and from VCC to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any inductances in series with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.
10 Layout

10.1 Layout Guidelines
The optimum performance of high- and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

1. A low ESR or ESL capacitor must be connected close to the IC, and between \( V_{DD} \) and \( V_{SS} \) pins and between HB and HS pins to support high peak currents being drawn from \( V_{DD} \) during turnon of the external MOSFET.

2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (\( V_{SS} \)).

3. To avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.

4. Grounding considerations:
   - The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This decreases the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs must be placed as close as possible to the gate driver.
   - The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced \( V_{DD} \) bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

5. The resistor on the RDT pin must be placed very close to the IC and separated from high current paths to avoid noise coupling to the time delay generator which could disrupt timer operation.

10.2 Layout Example

Figure 24. Component Placement
11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation
For related documentation see the following:

AN-1187 Leadless Leadframe Package (LLP) (SNOA401)

11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks
E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — Ti Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5105SSD/NOPB</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>DPR</td>
<td>10</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>L510SSD</td>
</tr>
<tr>
<td>LM5105SSDX/NOPB</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>DPR</td>
<td>10</td>
<td>4500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>CU SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>L510SSD</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

(3) MSL, Peak Temp - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a “~” will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

**Device**: LM5105SD/NOPB

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>WSON</td>
<td>DPR</td>
<td>10</td>
<td>1000</td>
<td>180.0</td>
<td>12.4</td>
<td>4.3</td>
<td>4.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

**Dimensions**:
- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

---

---
**PACKAGE MATERIALS INFORMATION**

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5105SD/NOPB</td>
<td>WSON</td>
<td>DPR</td>
<td>10</td>
<td>1000</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
THERMAL PAD MECHANICAL DATA

DPR (S-PWSON-N10) PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![Exposed Thermal Pad Dimensions Diagram]

Exposed Thermal Pad

2,60±0,10

3,00±0,10

Bottom View

Exposed Thermal Pad Dimensions

NOTES: All linear dimensions are in millimeters
NOTES:

A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA278, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com.<http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties of the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, TRADEMARK, OR ANY OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.