

LM723/LM723C Voltage Regulator

Check for Samples: LM723, LM723C

FEATURES

- 150 mA Output Current Without External Pass **Transistor**
- **Output Currents in Excess of 10A Possible by Adding External Transistors**
- **Input Voltage 40V Max**
- Output Voltage Adjustable from 2V to 37V
- Can be Used as Either a Linear or a Switching Regulator

DESCRIPTION

The LM723/LM723C is a voltage regulator designed primarily for series regulator applications. By itself, it will supply output currents up to 150 mA; but external transistors can be added to provide any desired load current. The circuit features extremely low standby current drain, and provision is made for either linear or foldback current limiting.

The LM723/LM723C is also useful in a wide range of other applications such as a shunt regulator, a current regulator or a temperature controller.

The LM723C is identical to the LM723 except that the LM723C has its performance ensured over a 0°C to +70°C temperature range, instead of -55°C to +125°C.

Connection Diagram




Figure 1. Top View CDIP Package or PDIP Package See Package J or NFF0014A






Figure 2. Top View TO-100 See Package LME



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.




Equivalent Circuit*



^{*}Pin numbers refer to metal can package.

Typical Application



Note: R3 = $\frac{R1 R2}{R1 + R2}$

for minimum temperature drift.

Typical Performance

Regulated Output Voltage 5V Line Regulation ($\Delta V_{IN} = 3V$) 0.5mV Load Regulation ($\Delta I_{L} = 50$ mA) 1.5mV

Figure 4. Basic Low Voltage Regulator (V_{OUT} = 2 to 7 Volts)





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Pulse Voltage from V ⁺ to V ⁻ (50 ms)	50V
Continuous Voltage from V ⁺ to V ⁻	40V
Input-Output Voltage Differential	40V
Maximum Amplifier Input Voltage (Either Input)	8.5V
Maximum Amplifier Input Voltage (Differential)	5V
Current from V _Z	25 mA
Current from V _{REF}	15 mA
Internal Power Dissipation Metal Can ⁽³⁾	800 mW
CDIP (3)	900 mW
PDIP (3)	660 mW
Operating Temperature Range	
LM723	-55°C to +150°C
LM723C	0°C to +70°C
Storage Temperature Range Metal Can	-65°C to +150°C
PDIP	−55°C to +150°C
Lead Temperature (Soldering, 4 sec. max.)	
Hermetic Package	300°C
Plastic Package	260°C
ESD Tolerance	1200V
(Human body model, 1.5 kΩ in series with 100 pF)	

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.
- (2) A military RETS specification is available on request. At the time of printing, the LM723 RETS specification complied with the Min and Max limits in this table. The LM723E, H, and J may also be procured as a Standard Military Drawing.
- (3) See derating curves for maximum power rating above 25°C.

ELECTRICAL CHARACTERISTICS(1)(2)(3)(4)

Parameter	Conditions		LM723			LM7230	LM723C	
		Min	Тур	Max	Min	Тур	Max	
Line Regulation	$V_{IN} = 12V$ to $V_{IN} = 15V$		0.01	0.1		0.01	0.1	% V _{OUT}
	-55°C ≤ T _A ≤ +125°C			0.3				% V _{OUT}
	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$						0.3	% V _{OUT}
	$V_{IN} = 12V$ to $V_{IN} = 40V$		0.02	0.2		0.1	0.5	% V _{OUT}
Load Regulation	$I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$		0.03	0.15		0.03	0.2	% V _{OUT}
	-55°C ≤ T _A ≤ +125°C			0.6				% V _{OUT}
	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$						0.6	% V _{OUT}
Ripple Rejection	$f = 50 \text{ Hz to } 10 \text{ kHz}, C_{REF} = 0$		74			74		dB
	f = 50 Hz to 10 kHz, C_{REF} = 5 μF		86			86		dB

⁽¹⁾ Unless otherwise specified, T_A = 25°C, V_{IN} = V⁺ = V_C = 12V, V⁻ = 0, V_{OUT} = 5V, I_L = 1 mA, R_{SC} = 0, C₁ = 100 pF, C_{REF} = 0 and divider impedance as seen by error amplifier ≤ 10 kΩ connected as shown in Figure 4. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.

Submit Documentation Feedback

⁽²⁾ A military RETS specification is available on request. At the time of printing, the LM723 RETS specification complied with the Min and Max limits in this table. The LM723E, H, and J may also be procured as a Standard Military Drawing.

⁽³⁾ Specified by correlation to other tests.

⁴⁾ L₁ is 40 turns of No. 20 enameled copper wire wound on Ferroxcube P36/22-3B7 pot core or equivalent with 0.009 in. air gap.



ELECTRICAL CHARACTERISTICS(1)(2)(3)(4) (continued)

Parameter	Conditions		LM723	3		Units		
		Min	Тур	Max	Min	Тур	Max	
Average Temperature Coefficient of Output Voltage (⁽⁵⁾)	-55°C ≤ T _A ≤ +125°C		0.002	0.015				%/°C
	0°C ≤ T _A ≤ +70°C					0.003	0.015	%/°C
Short Circuit Current Limit	$R_{SC} = 10\Omega$, $V_{OUT} = 0$		65			65		mA
Reference Voltage		6.95	7.15	7.35	6.80	7.15	7.50	V
Output Noise Voltage	BW = 100 Hz to 10 kHz, C _{REF} = 0		86			86		μVrms
	BW = 100 Hz to 10 kHz, C_{REF} = 5 μ F		2.5			2.5		μVrms
Long Term Stability			0.05			0.05		%/1000 hrs
Standby Current Drain	$I_L = 0, V_{IN} = 30V$		1.7	3.5		1.7	4.0	mA
Input Voltage Range		9.5		40	9.5		40	V
Output Voltage Range		2.0		37	2.0		37	V
Input-Output Voltage Differential		3.0		38	3.0		38	V
θ_{JA}	PDIP					105		°C/W
θ_{JA}	CDIP		150					°C/W
θ_{JA}	H10C Board Mount in Still Air		165			165		°C/W
θ_{JA}	H10C Board Mount in 400 LF/Min Air Flow		66			66		°C/W
θ_{JC}			22			22		°C/W


⁽⁵⁾ For metal can applications where V_Z is required, an external 6.2V zener diode should be connected in series with V_{OUT} .


Submit Documentation Feedback


Copyright © 1999–2013, Texas Instruments Incorporated





TYPICAL PERFORMANCE CHARACTERISTICS














TYPICAL PERFORMANCE CHARACTERISTICS (continued) ine Transient Response Load Transient Response





Figure 11.



Output Impedence vs Frequency





Figure 13.



MAXIMUM POWER RATINGS







Figure 15.



TA AMBIENT TEMPERATURE (°C) Figure 16.

Product Folder Links: LM723 LM723C



Table 1. Resistor Values ($k\Omega$) for Standard Output Voltage

			-	_									
Positive Output Voltage	Applicable Figures	Applicable Figures Fixed Output ±5%		Output Adjustable ±10% ⁽¹⁾			Negative Output Voltage	Applicable Figures	Fixed Output ±5%		5% Output Adjustable ±10%		
	See ⁽²⁾	R1	R2	R1	P1	R2	voitage		R1	R2	R1	P1	R2
+3.0	Figure 4, Figure 19, Figure 21, Figure 24, Figure 27 (Figure 19)	4.12	3.01	1.8	0.5	1.2	+100	Figure 22	3.57	102	2.2	10	91
+3.6	Figure 4, Figure 19, Figure 21, Figure 24, Figure 27 (Figure 19)	3.57	3.65	1.5	0.5	1.5	+250	Figure 22	3.57	255	2.2	10	240
+5.0	Figure 4, Figure 19, Figure 21, Figure 24, Figure 27 (Figure 19)	2.15	4.99	0.75	0.5	2.2	- 6 ⁽³⁾	Figure 18, (Figure 25)	3.57	2.43	1.2	0.5	0.75
+6.0	Figure 4, Figure 19, Figure 21, Figure 24, Figure 27 (Figure 19)	1.15	6.04	0.5	0.5	2.7	-9	Figure 18, Figure 25	3.48	5.36	1.2	0.5	2.0
+9.0	Figure 17, Figure 19, (Figure 19, Figure 21, Figure 24, Figure 27)	1.87	7.15	0.75	1.0	2.7	-12	Figure 18, Figure 25	3.57	8.45	1.2	0.5	3.3
+12	Figure 17, Figure 19, (Figure 19, Figure 21, Figure 24, Figure 27)	4.87	7.15	2.0	1.0	3.0	-15	Figure 18, Figure 25	3.65	11.5	1.2	0.5	4.3
+15	Figure 17, Figure 19, (Figure 19, Figure 21, Figure 24, Figure 27)	7.87	7.15	3.3	1.0	3.0	-28	Figure 18, Figure 25	3.57	24.3	1.2	0.5	10
+28	Figure 17, Figure 19, (Figure 19, Figure 21, Figure 24, Figure 27)	21.0	7.15	5.6	1.0	2.0	-45	Figure 23	3.57	41.2	2.2	10	33
+45	Figure 22	3.57	48.7	2.2	10	39	-100	Figure 23	3.57	97.6	2.2	10	91
+75	Figure 22	3.57	78.7	2.2	10	68	-250	Figure 23	3.57	249	2.2	10	240

- Replace R1/R2 in figures with divider shown in Figure 28.
- Figures in parentheses may be used if R1/R2 divider is placed on opposite input of error amp. V^+ and V_{CC} must be connected to a +3V or greater supply.


Table 2. Formulae for Intermediate Output Voltages

Outputs from +2 to +7 volts	Outputs from +4 to +250 volts	Current Limiting
(Figure 4 Figure 19 Figure 20 Figure 21 Figure 24 Figure 27	(Figure 22)	
$V_{OUT} = \left(V_{REF} \times \frac{R2}{R1 + R2}\right)$	$V_{OUT} = \left(\frac{V_{REF}}{2} \times \frac{R2 - R1}{R1}\right)$; R3 = R4	$I_{LIMIT} = \frac{V_{SENSE}}{R_{SC}}$
Outputs from +7 to +37 volts	Outputs from −6 to −250 volts	Foldback Current Limiting
(Figure 17 Figure 19 Figure 20 Figure 21 Figure 24 Figure 27)	(Figure 18 Figure 23 Figure 25)	$I_{KNEE} = \left(\frac{V_{OUT} R3}{R_{SC} R4} + \frac{V_{SENSE} (R3 + R4)}{R_{SC} R4}\right)$
$V_{OUT} = \left(V_{REF} imes rac{R1 + R2}{R2} ight)$	$V_{OUT} = \left(\frac{V_{REF}}{2} \times \frac{R1 + R2}{R1}\right); R3 = R4$	$I_{SHORT CKT} = \left(\frac{V_{SENSE}}{R_{SC}} \times \frac{R3 + R4}{R4}\right)$

Submit Documentation Feedback



TYPICAL APPLICATIONS



Note: R3 =
$$\frac{R1 R2}{R1 + R2}$$


for minimum temperature drift.

R3 may be eliminated for minimum component count.

Typical Performance

Regulated Output Voltage 15V Line Regulation ($\Delta V_{IN} = 3V$) 1.5 mV Load Regulation ($\Delta I_{L} = 50$ mA) 4.5 mV

Figure 17. Basic High Voltage Regulator (V_{OUT} = 7 to 37 Volts)




Typical Performance

Regulated Output Voltage -15V Line Regulation ($\Delta V_{IN} = 3V$) 1 mV Load Regulation ($\Delta I_L = 100 \text{ mA}$) 2 mV

Figure 18. Negative Voltage Regulator






Typical Performance

Regulated Output Voltage Line Regulation ($\Delta V_{IN} = 3V$) Load Regulation ($\Delta I_{L} = 1A$) 15 mV

Figure 19. Positive Voltage Regulator (External NPN Pass Transistor)




Typical Performance

Regulated Output Voltage +5V Line Regulation ($\Delta V_{IN} = 3V$) 0.5 mV Load Regulation ($\Delta I_L = 1A$) 5 mV

Figure 20. Positive Voltage Regulator (External PNP Pass Transistor)






Typical Performance

Regulated Output Voltage Line Regulation ($\Delta V_{IN} = 3V$) Load Regulation ($\Delta I_{L} = 10 \text{ mA}$) Short Circuit Current 20 mA

Figure 21. Foldback Current Limiting




Typical Performance

Regulated Output Voltage +50VLine Regulation ($\Delta V_{IN} = 20V$) 15 mVLoad Regulation ($\Delta I_L = 50 \text{ mA}$) 20 mV

Figure 22. Positive Floating Regulator






Typical Performance

Regulated Output Voltage -100V Line Regulation ($\Delta V_{IN} = 20V$) 30 mV Load Regulation ($\Delta I_L = 100 \text{ mA}$) 20 mV

Figure 23. Negative Floating Regulator




Typical Performance

Regulated Output Voltage Line Regulation ($\Delta V_{IN} = 30V$) Load Regulation ($\Delta I_{L} = 2A$) 80 mV

Figure 24. Positive Switching Regulator






Typical Performance

Regulated Output Voltage -15V Line Regulation ($\Delta V_{IN} = 20V$) 8 mV Load Regulation ($\Delta I_L = 2A$) 6 mV

Figure 25. Negative Switching Regulator




Note: Current limit transistor may be used for shutdown if current limiting is not required.

Typical Performance

Regulated Output Voltage Line Regulation ($\Delta V_{IN} = 3V$) Load Regulation ($\Delta I_{L} = 50$ mA) 1.5 mV

Figure 26. Remote Shutdown Regulator with Current Limiting





Regulated Output Voltage Line Regulation ($\Delta V_{IN} = 10V$) Load Regulation ($\Delta I_L = 100$ mA) +5V

0.5 mV

1.5 mV

Figure 27. Shunt Regulator





Figure 28. Output Voltage Adjust (1)

(1) Replace R1/R2 in figures with divider shown in Figure 28.



Schematic Diagram





REVISION HISTORY

Cł	nanges from Revision B (April 2013) to Revision C	Page
•	Changed layout of National Data Sheet to TI format	. 15

www.ti.com 9-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM723CH	ACTIVE	TO-100	LME	10	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 70	(LM723CH, LM723CH)	Samples
LM723CH/NOPB	ACTIVE	TO-100	LME	10	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 70	(LM723CH, LM723CH)	Samples
LM723H	ACTIVE	TO-100	LME	10	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 150	(LM723H, LM723H)	Samples
LM723H/NOPB	ACTIVE	TO-100	LME	10	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 150	(LM723H, LM723H)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 9-Sep-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202488/B





METAL CYLINDRICAL PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC registration MO-006/TO-100.



METAL CYLINDRICAL PACKAGE



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated