OPA355-Q1 200-MHz CMOS Operational Amplifier With Shutdown

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
  - Device Temperature Grade 1: –40°C to 125°C
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4B
- Unity-Gain Bandwidth: 450 MHz
- Wide Bandwidth: 200 MHz GBW
- High Slew Rate: 360 V/μs
- Low Noise: 5.8 nV/√Hz
- Excellent Video Performance:
  - Differential Gain: 0.02%
  - Differential Phase: 0.05° 0.1 dB
  - Gain Flatness: 75 MHz
- Input Range Includes Ground
- Rail-to-Rail Output (within 100 mV)
- Low Input Bias Current: 3 pA
- Low Shutdown Current: 3.4 μA
- Enable and Disable Time: 100 ns and 30 ns
- Thermal Shutdown
- Single-Supply Operating Range: 2.5 to 5.5 V
- MicroSIZE Packages

2 Applications

- Automotive
- Active Filters
- High-Speed Integrators
- Analog-to-Digital Converter (ADC) Input Buffers
- Digital-to-Analog Converter (DAC) Output Amplifiers

3 Description

The OPA355-Q1 device is a high-speed, voltage-feedback CMOS operational amplifier designed for applications requiring wide bandwidth. The OPA355-Q1 device is unity-gain stable and can drive large output currents. In addition, the OPA355-Q1 device has a digital shutdown (enable) function. This feature provides power saving during idle periods and places the output in a high-impedance state to support output multiplexing. The differential gain is 0.02% and the differential phase is 0.05°. The quiescent current is 8.3 mA per channel.

The OPA355-Q1 device is optimized for operation on single supply or dual supplies as low as 2.5 V (±1.25 V) and up to 5.5 V (±2.75 V). The common-mode input range for the OPA355-Q1 device extends 100 mV below ground and up to 1.5 V from V+. The output swing is within 100 mV of the rails, supporting wide dynamic range.

The OPA355-Q1 device is available in a single SOT23-6 package and is specified over the extended –40°C to 125°C range.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA355-Q1</td>
<td>SOT-23 (6)</td>
<td>2.90 mm × 1.60 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.
# Table of Contents

1 Features ................................................................. 1  
2 Applications .......................................................... 1  
3 Description ............................................................ 1  
4 Revision History ...................................................... 2  
5 Device Comparison Table ........................................... 3  
6 Pin Configuration and Functions ................................. 3  
7 Specifications .......................................................... 3  
   7.1 Absolute Maximum Ratings .................................. 3  
   7.2 Handling Ratings ................................................. 3  
   7.3 Thermal Information ............................................ 4  
   7.4 Electrical Characteristics ..................................... 4  
   7.5 Typical Characteristics ........................................ 6  
8 Detailed Description ................................................ 11  
   8.1 Feature Description ............................................ 11  
9 Application and Implementation ................................... 12  
   9.1 Application Information ....................................... 12  
10 Layout ................................................................. 12  
   10.1 Layout Guidelines ............................................. 12  
11 Device and Documentation Support ................................ 13  
   11.1 Trademarks ..................................................... 13  
   11.2 Electrostatic Discharge Caution ............................ 13  
   11.3 Glossary ........................................................ 13  
12 Mechanical, Packaging, and Orderable Information ...... 13

# Revision History

Changes from Revision A (December 2013) to Revision B

- Changed device status from *Product Preview* to *Production Data*  ......................................................... 1
5 Device Comparison Table

<table>
<thead>
<tr>
<th>OPA355-Q1 RELATED PRODUCTS</th>
<th>FEATURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA356</td>
<td>200-MHz, Rail-to-Rail Output, CMOS, No Shutdown</td>
</tr>
<tr>
<td>OPAx350</td>
<td>38-MHz, Rail-to-Rail Input and Output, CMOS</td>
</tr>
<tr>
<td>OPAx631</td>
<td>75-MHz, Rail-to-Rail Output</td>
</tr>
<tr>
<td>OPAx634</td>
<td>150-MHz, Rail-to-Rail Output</td>
</tr>
<tr>
<td>THS412x</td>
<td>Differential Input and Output, 3.3-V Supply</td>
</tr>
</tbody>
</table>

6 Pin Configuration and Functions

6-Pin SOT-23 DBV Package
Top View

(1) Pin 1 of the SOT23-6 is determined by orienting the package marking as indicated in the diagram.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage (V+) to (V–)</td>
<td></td>
<td>7.5</td>
<td>V</td>
</tr>
<tr>
<td>Signal input terminals Voltage</td>
<td>((V–) - 0.5)</td>
<td>((V+) + 0.5)</td>
<td>V</td>
</tr>
<tr>
<td>Current</td>
<td>10</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Output short circuit(^{(2)})</td>
<td>Continuous</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>–55</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>160</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Lead temperature (soldering, 10 seconds)</td>
<td>300</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

(1) Stresses above absolute maximum ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Short-circuit to ground, one amplifier per package.

7.2 Handling Ratings

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{stg}) Storage temperature range</td>
<td>–65</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>(V_{(ESD)}) Electrostatic discharge</td>
<td></td>
<td>2000</td>
<td>V</td>
</tr>
<tr>
<td>Human body model (HBM), per AEC Q100-002(^{(1)})</td>
<td></td>
<td>750</td>
<td></td>
</tr>
<tr>
<td>Charged device model (CDM), per AEC Q100-011</td>
<td></td>
<td>500</td>
<td></td>
</tr>
<tr>
<td>Corner pins (1, 3, 4, and 6)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Other pins</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
7.3 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>DBV 6 PINS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\text{JUA}}$</td>
<td>Junction-to-ambient thermal resistance</td>
<td>187.3</td>
</tr>
<tr>
<td>$R_{\text{JC(top)}}$</td>
<td>Junction-to-case (top) thermal resistance</td>
<td>126.5</td>
</tr>
<tr>
<td>$R_{\text{JUB}}$</td>
<td>Junction-to-board thermal resistance</td>
<td>32.6</td>
</tr>
<tr>
<td>$\psi_{\text{JT}}$</td>
<td>Junction-to-top characterization parameter</td>
<td>24.1</td>
</tr>
<tr>
<td>$\psi_{\text{JB}}$</td>
<td>Junction-to-board characterization parameter</td>
<td>32.1</td>
</tr>
<tr>
<td>$R_{\text{JC(bot)}}$</td>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.4 Electrical Characteristics

$V_S = 2.7$ V to 5.5 V single supply. At $T_A = 25°C$, $R_F = 604 \Omega$, $R_L = 150 \Omega$, and connected to $V_S / 2$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>$T_A = 25°C$</th>
<th>$T_A = -40°C$ to 125°C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
</tr>
<tr>
<td>OFFSET VOLTAGE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{OS}}$</td>
<td>Input offset voltage</td>
<td>$V_S = 5$ V</td>
<td>±2</td>
</tr>
<tr>
<td>$DV_{\text{OS}}/dT$</td>
<td>Input offset voltage versus temperature</td>
<td></td>
<td>±7</td>
</tr>
<tr>
<td>PSRR</td>
<td>Input offset voltage versus power supply</td>
<td>$V_S = 2.7$ to 5.5 V, $V_{\text{CM}} = V_S / 2 – 0.15$ V</td>
<td></td>
</tr>
<tr>
<td>INPUT BIAS CURRENT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_B$</td>
<td>Input bias current</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>$I_{\text{OS}}$</td>
<td>Input offset current</td>
<td></td>
<td>±1</td>
</tr>
<tr>
<td>NOISE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$e_{\text{n}}$</td>
<td>Input noise voltage density</td>
<td>$f = 1$ MHz</td>
<td>5.8</td>
</tr>
<tr>
<td>$i_{\text{n}}$</td>
<td>Current noise density</td>
<td>$f = 1$ MHz</td>
<td>50</td>
</tr>
<tr>
<td>INPUT VOLTAGE RANGE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{CM}}$</td>
<td>Common-mode voltage range</td>
<td>($V_–$) – 0.1</td>
<td>($V_+$) – 1.5</td>
</tr>
<tr>
<td>CMRR</td>
<td>Common-mode rejection ratio</td>
<td>$V_S = 5.5$ V, –0.1 V &lt; $V_{\text{CM}}$ &lt; 4 V</td>
<td>66</td>
</tr>
<tr>
<td>INPUT IMPEDANCE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential</td>
<td>10$^{13}$</td>
<td></td>
<td>1.5</td>
</tr>
<tr>
<td>Common-mode</td>
<td>10$^{13}$</td>
<td></td>
<td>1.5</td>
</tr>
<tr>
<td>OPEN-LOOP GAIN</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open-loop gain</td>
<td>$V_S = 5$ V, 0.3 V &lt; $V_C$ &lt; 4.7 V</td>
<td>84</td>
<td>92</td>
</tr>
<tr>
<td>FREQUENCY RESPONSE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$f_{\text{SB}}$</td>
<td>Small-signal bandwidth</td>
<td>$G = 1$, $V_O = 100$ mVp-p, $R_F = 0$ Ω</td>
<td>450</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$G = 2$, $V_O = 100$ mVp-p, $R_L = 50$ Ω</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$G = 2$, $V_O = 100$ mVp-p, $R_L = 150$ Ω</td>
<td>170</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$G = 2$, $V_O = 100$ mVp-p, $R_L = 1$ kΩ</td>
<td>200</td>
</tr>
<tr>
<td>GBW</td>
<td>Gain-bandwidth product</td>
<td>$G = 10$, $R_L = 1$ kΩ</td>
<td>200</td>
</tr>
<tr>
<td>$f_{\text{S,f}}$</td>
<td>Bandwidth for 0.1-db gain flatness</td>
<td>$G = 2$, $V_O = 100$ mVp-p, $R_F = 560$ Ω</td>
<td>75</td>
</tr>
<tr>
<td>SR</td>
<td>Slew rate</td>
<td>$V_S = 5$ V, $G = 2$, 4-V output step</td>
<td>300</td>
</tr>
<tr>
<td>Rise and fall time</td>
<td>$V_S = 2$ V, $G = 2$, 2-V output step</td>
<td>2.4</td>
<td></td>
</tr>
<tr>
<td>Settling time</td>
<td>$V_S = 5$ V, $G = 2$, 2-V output step</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Overload recovery time</td>
<td>$V_S = 5 + G = V_S$</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>Harmonic distortion</td>
<td>Second harmonic</td>
<td>$G = 2$, $f = 1$ MHz, $V_O = 2$ Vp-p, $R_L = 200$ Ω</td>
<td>–81</td>
</tr>
<tr>
<td></td>
<td>Third harmonic</td>
<td>$G = 2$, $f = 1$ MHz, $V_O = 2$ Vp-p, $R_L = 200$ Ω</td>
<td>–93</td>
</tr>
<tr>
<td>Differential gain error</td>
<td>NTSC, $R_L = 150$ Ω</td>
<td>0.02%</td>
<td></td>
</tr>
<tr>
<td>Differential phase error</td>
<td>NTSC, $R_L = 150$ Ω</td>
<td>0.05</td>
<td>degrees (*)</td>
</tr>
</tbody>
</table>
### Electrical Characteristics (continued)

$V_S = 2.7$ V to 5.5 V single supply. At $T_A = 25^\circ C$, $R_F = 604 \Omega$, $R_L = 150 \Omega$, and connected to $V_S / 2$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>$T_A = 25^\circ C$</th>
<th>$T_A = -40^\circ C$ to $125^\circ C$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
</tr>
<tr>
<td>OUTPUT</td>
<td>Voltage output swing from rail</td>
<td>$V_S = 5$ V, $R_L = 150 \Omega$, $A_{OL} &gt; 84$ dB</td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_S = 5$ V, $R_L = 1 \Omega$</td>
<td>0.1</td>
</tr>
<tr>
<td>$I_O$</td>
<td>Output current$^{(1)}$</td>
<td>Continuous</td>
<td>±60</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Peak</td>
<td>±100</td>
</tr>
<tr>
<td></td>
<td>Closed-loop output impedance</td>
<td>$f &lt; 100$ kHz</td>
<td>0.02</td>
</tr>
</tbody>
</table>

#### POWER SUPPLY

- **$V_S$**: Specified voltage range
  - MIN: 2.7 V
  - TYP: 5.5 V
  - MAX: V

- **$V_S$**: Operating voltage range
  - MIN: 2.5 V
  - TYP: 5.5 V
  - MAX: V

- **$I_Q$**: Quiescent current (per amplifier)
  - MIN: 8.3 mA
  - TYP: 11 mA
  - MAX: 14 mA

#### SHUTDOWN

- **Disabling** Logic-LOW threshold$^{(2)}$
  - MIN: 0.8 V

- **Enabling** Logic-HIGH threshold$^{(2)}$
  - TYP: 2 V

- **Enable time**
  - TYP: 100 ns

- **Disable time**
  - TYP: 30 ns

- **Shutdown current (per amplifier)**
  - $V_S = 5$ V, disabled
  - TYP: 3.4 μA

#### THERMAL SHUTDOWN

- **Junction Temperature**
  - Shutdown: 160 °C
  - Reset from Shutdown: 140 °C

#### TEMPERATURE RANGE

- **Specified Range**
  - MIN: −40 °C
  - TYP: 125 °C
  - MAX: °C

- **Operating Range**
  - MIN: −55 °C
  - TYP: 150 °C
  - MAX: °C

- **Storage Range**
  - MIN: −65 °C
  - TYP: 150 °C
  - MAX: °C

---

(1) See the Output Voltage Swing vs Output Current (Figure 21 and Figure 23) in the Typical Characteristics section.

(2) Logic LOW and HIGH levels are CMOS logic compatible. They are referenced to $V–$. 

---

Copyright © 2013–2014, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: OPA355-Q1
7.5 Typical Characteristics

At $T_A = 25^\circ C$, $V_S = 5\, V$, $G = 2$, $R_F = 604\, \Omega$, and $R_L = 150\, \Omega$ connected to $V_S / 2$, unless otherwise noted.

$V_O = 0.1\, V_{P-P}$

**Figure 1. Non-Inverting Small-Signal Frequency Response**

**Figure 2. Inverting Small-Signal Frequency Response**

**Figure 3. Non-Inverting Small-Signal Step Response**

**Figure 4. Non-Inverting Large-Signal Step Response**

**Figure 5. Large-Signal Disable and Enable Response**

**Figure 6. 0.1 dB Gain Flatness for Various $R_F$**
Typical Characteristics (continued)

At $T_A = 25^\circ C$, $V_S = 5 \text{ V}$, $G = 2$, $R_C = 604 \Omega$, and $R_L = 150 \Omega$ connected to $V_S / 2$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Figure 7. Harmonic Distortion vs Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_L = 200$</td>
</tr>
<tr>
<td>$f = 1 \text{ MHz}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure 8. Harmonic Distortion vs Non-Inverting Gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_L = 200$</td>
</tr>
<tr>
<td>$V_O = 2 \text{ V}_{\text{p-p}}$</td>
</tr>
<tr>
<td>$f = 1 \text{ MHz}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure 9. Harmonic Distortion vs Inverting Gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_L = 200$</td>
</tr>
<tr>
<td>$V_O = 2 \text{ V}_{\text{p-p}}$</td>
</tr>
<tr>
<td>$f = 1 \text{ MHz}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure 10. Harmonic Distortion vs Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_L = 200$</td>
</tr>
<tr>
<td>$V_O = 2 \text{ V}_{\text{p-p}}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure 11. Harmonic Distortion vs Load Resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f = 1 \text{ MHz}$</td>
</tr>
<tr>
<td>$R_L (\Omega)$</td>
</tr>
<tr>
<td>$V_O = 2 \text{ V}_{\text{p-p}}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Figure 12. Input Voltage and Current Noise Spectral Density vs Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f = 1 \text{ MHz}$</td>
</tr>
<tr>
<td>$R_L (\Omega)$</td>
</tr>
<tr>
<td>$V_O = 2 \text{ V}_{\text{p-p}}$</td>
</tr>
</tbody>
</table>

Figure 12. Input Voltage and Current Noise Spectral Density vs Frequency

---

Copyright © 2013–2014, Texas Instruments Incorporated

Product Folder Links: OPA355-Q1
Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $V_S = 5\,\text{V}$, $G = 2$, $R_S = 604\,\Omega$, and $R_L = 150\,\Omega$ connected to $V_S / 2$, unless otherwise noted.

---

**Figure 13. Frequency Response for Various $R_L$**

**Figure 14. Frequency Response for Various $C_L$**

**Figure 15. Recommended $R_S$ vs Capacitive Load**

**Figure 16. Frequency Response vs Capacitive Load**

**Figure 17. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency**

**Figure 18. Open-Loop Gain and Phase**
Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $G = 2$, $R_F = 604\ \Omega$, and $R_L = 150\ \Omega$ connected to $V_S / 2$, unless otherwise noted.

**Figure 19. Composite Video Differential Gain and Phase**

**Figure 20. Input Bias Current vs Temperature**

Continuous currents above 60 mA are not recommended.

**Figure 21. Output Voltage Swing vs Output Current for $V_S = 3\text{ V}$**

**Figure 22. Supply Current vs Temperature**

Continuous currents above 60 mA are not recommended.

**Figure 23. Output Voltage Swing vs Output Current for $V_S = 5\text{ V}$**

**Figure 24. Shutdown Current vs Temperature**
Typical Characteristics (continued)

At \( T_A = 25^\circ C \), \( V_S = 5 \) V, \( G = 2 \), \( R_F = 604 \) \( \Omega \), and \( R_L = 150 \) \( \Omega \) connected to \( V_S / 2 \), unless otherwise noted.

- **Output Impedance (Ω)**
  - Frequency (Hz): 10k, 100k, 1M, 10M, 100M, 1G
  - Values: 0.001, 0.01, 0.1, 1, 10, 100, 1000

- **Output Voltage (Vp-p)**
  - Frequency (MHz): 10, 100
  - Values: 0, 1, 2, 3, 4, 5, 6

- **Output Error (%)**
  - Time (ns): 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50
  - Values: -0.4, -0.3, -0.2, -0.1, 0, 0.1, 0.2

- **Open-Loop Gain (dB)**
  - Frequency (MHz): 10M, 100M, 1G, 10k, 100k
  - Values: 110, 100, 90, 80, 70, 60

- **Power-Supply Rejection Ratio**
  - Temperature (°C): -55, -35, -15, 5, 25, 45, 65, 85, 105, 125, 135
  - Values: 100, 90, 80, 70, 60, 50

- **Common-Mode Rejection Ratio**
  - Temperature (°C): -55, -35, -15, 5, 25, 45, 65, 85, 105, 125, 135
  - Values: 100, 90, 80, 70, 60, 50

- **Time (ns)**
  - Values: 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50

- **Output Error (%)**
  - Time (ns): 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50
  - Values: -0.4, -0.3, -0.2, -0.1, 0, 0.1, 0.2

- **Offset Voltage (mV)**
  - Values: -9, -8, -7, -6, -5, -4, -3, -2, -1, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

- **Percent of Amplifiers (%)**
  - Values: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20

- **Maximum output voltage without slew-rate induced distortion**

- **Output Settling Time to 0.1%**

- **Maximum output voltage vs Frequency**

- **Closed-Loop Output Impedance vs Frequency**

- **Open-Loop Gain vs Temperature**

- **Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Temperature**

---

**Figure 25. Closed-Loop Output Impedance vs Frequency**

**Figure 26. Maximum Output Voltage vs Frequency**

**Figure 27. Output Settling Time to 0.1%**

**Figure 28. Open-Loop Gain vs Temperature**

**Figure 29. Offset Voltage Production Distribution**

**Figure 30. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Temperature**
8 Detailed Description

8.1 Feature Description

8.1.1 Operating Voltage

The OPA355-Q1 device is specified over a power-supply range of 2.7 to 5.5 V (±1.35 to ±2.75 V). However, the supply voltage can range from 2.5 to 5.5 V (±1.25 to ±2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary significantly over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

8.1.2 Enable Function

The OPA355-Q1 device is enabled by applying a TTL HIGH-voltage level to the Enable pin. Conversely, a TTL LOW-voltage level disables the amplifier which reduces the supply current from 8.3 mA to only 3.4 μA per amplifier. This pin voltage is referenced to a single-supply ground. When using a split-supply, such as ±2.5 V, the enable and disable voltage levels are referenced to V–. Independent Enable pins are available for each channel, providing maximum design flexibility. For portable battery-operated applications, this feature can be used to greatly reduce the average current and thereby extend battery life.

The Enable input can be modeled as a CMOS input gate with a 100-kΩ pullup resistor to V+. Left open, the Enable pin assumes a logic HIGH, and the amplifier turns on.

The Enable time is 100 ns and the disable time is 30 ns which allows the OPA355-Q1 device to operate as a gated amplifier, or to have the output multiplexed onto a common output bus. When disabled, the output assumes a high-impedance state.

8.1.3 Output Drive

The output stage supplies a high short-circuit current (typically over 200 mA). Therefore, an on-chip thermal shutdown circuit is provided to protect the OPA355-Q1 device from dangerously-high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below 140°C.

NOTE

Running a continuous DC current in excess of ±60 mA is not recommended. Refer to the Output Voltage Swing vs Output Current graphs (Figure 21 and Figure 22) in the Typical Characteristics section.

8.1.4 Input and ESD Protection

All OPA355-Q1 pins are static protected with internal ESD protection diodes tied to the supplies (see Figure 31). If the current is externally limited to 10 mA by the source or by a resistor, these diodes provide overdrive protection.

![Figure 31. Internal ESD Protection](image-url)
9 Application and Implementation

9.1 Application Information

The OPA355-Q1 device is a CMOS, high-speed, voltage-feedback, operational amplifier (op-amp) designed for general-purpose applications.

The amplifier features a 200-MHz gain bandwidth and 360-V/μs slew rate, but the device is unity-gain stable and can operate as a 1-V/V voltage follower.

The input common-mode voltage range of the device includes ground which allows the OPA355-Q1 to be used in virtually any single-supply application up to a supply voltage of +5.5 V.

10 Layout

10.1 Layout Guidelines

Good high-frequency printed-circuit board (PCB) layout techniques must be used for the OPA355-Q1. Generous use of ground planes, short direct-signal traces, and a suitable bypass capacitor located at the V+ pin will assure clean and stable operation. Large areas of copper also help dissipate heat generated within the amplifier in normal operation.

Sockets are not recommended for use with any high-speed amplifier.

A 10-nF ceramic bypass capacitor is the minimum recommended value; adding a 1-μF or larger tantalum capacitor in parallel can be beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving very low harmonic and intermodulation distortion.
11 Device and Documentation Support

11.1 Trademarks
All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary
SLYZ022 — *Ti Glossary.*
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA355QDBVRQ1</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>6</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>SLN</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- ** OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

**TBD**: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS)**: TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt)**: This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br)**: TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF OPA355-Q1:

- Catalog: OPA355

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
⚠️ Falls within JEDEC MO-178 Variation AB, except minimum lead width.
Example Board Layout

Stencil Openings
Based on a stencil thickness of .127mm (.005 inch).

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.