Very Low Noise, High-Speed, 12V CMOS Operational Amplifier

FEATURES

- **BANDWIDTH**: 20MHz
- **SLEW RATE**: 30V/µs
- **FAST 16-BIT SETTLING TIME**
- **LOW NOISE**: 6nV/√Hz (typ) at 100kHz
- **EXCELLENT CMRR, PSRR, and A\text{OL}**
- **RAIL-TO-RAIL OUTPUT**
- **CM RANGE INCLUDES GND**
- **THD+N**: 0.0003% (typ) at 1kHz
- **QUIESCENT CURRENT**: 5.5mA/ch (max)
- **SUPPLY VOLTAGE**: 4V to 12V
- **SHUTDOWN MODE (OPAx726)**: 6µA/ch

APPLICATIONS

- **OPTICAL NETWORKING**
- **TRANSIMPEDEANCE AMPLIFIERS**
- **INTEGRATORS**
- **ACTIVE FILTERS**
- **A/D CONVERTER BUFFERS**
- **I/V CONVERTER FOR DACs**
- **PORTABLE AUDIO**
- **PROCESS CONTROL**
- **TEST EQUIPMENT**

OPA725 RELATED PRODUCTS

<table>
<thead>
<tr>
<th>FEATURES</th>
<th>PRODUCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>10MHz, 16V, 16V/µs, 8.5nV/√Hz at 1kHz</td>
<td>TLC080</td>
</tr>
<tr>
<td>8MHz, 36V, FET Input, 20V/µs, 8.5nV/√Hz at 1kHz</td>
<td>OPA132</td>
</tr>
<tr>
<td>100MHz, 5.5V, Precision Transimpedance Amplifier</td>
<td>OPA380</td>
</tr>
<tr>
<td>500MHz, ±5V, FET Input, 290V/µs, 7nV/√Hz at 100kHz</td>
<td>OPA656</td>
</tr>
<tr>
<td>7MHz, 12V, RRIO, 10V/µs, 30nV/√Hz at 10kHz</td>
<td>OPA743</td>
</tr>
<tr>
<td>16-Bit, 250kSPS, 4-Channel, Parallel Output ADC</td>
<td>ADS8342</td>
</tr>
</tbody>
</table>

DESCRIPTION

The OPA725 and OPA726 series op amps use a state-of-the-art 12V analog CMOS process, and combine outstanding ac performance with low bias current and excellent CMRR, PSRR, and A\text{OL}. The 20MHz Gain-Bandwidth (GBW) Product is achieved by using a proprietary and patent-pending output stage design. These characteristics allow excellent 16-bit settling times for driving 16-bit Analog-to-Digital converters (ADCs).

Excellent ac characteristics, such as 20MHz GBW, 30V/µs slew rate and 0.0003% THD+N make the OPA725 and OPA726 well-suited for communication, high-end audio, and active filter applications. With a bias current of less than 200pA, they are well-suited for use as transimpedance (I/V-conversion) amplifiers for monitoring optical power in ONET applications.

The OPA725 and OPA726 op amps can be used in single-supply applications from 4V up to 12V, or dual-supply from ±2V to ±6V. The output swings to within 150mV of the rails, maximizing dynamic range. The shutdown versions (OPAx726) reduce the quiescent current to less than 6µA and feature a reference pin for easy shutdown operation with standard CMOS logic in dual-supply applications.

The OPA725 (single) is available in SOT23-5 and SO-8 packages, and the OPA2725 (dual) is available in MSOP-8 and SO-8 packages. The OPA726 (single with shutdown) is available in MSOP-8 and SO-8. The OPA2726 (dual with shutdown) is available in MSOP-10. All versions are specified for operation from −40°C to +125°C.
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE-LEAD</th>
<th>PACKAGE DESIGNATOR(1)</th>
<th>SPECIFIED TEMPERATURE RANGE</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER</th>
<th>TRANSPORT MEDIA, QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Non-Shutdown</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPA725</td>
<td>SOT23-5</td>
<td>DBV</td>
<td>−40°C to +125°C</td>
<td>OALI</td>
<td>OPA725AIDBVT</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td>OPA725</td>
<td>SO-8</td>
<td>D</td>
<td>−40°C to +125°C</td>
<td>OPA725AID</td>
<td>OPA725AIDBVR</td>
<td>Tape and Reel, 3000</td>
</tr>
<tr>
<td>OPA2725</td>
<td>SO-8</td>
<td>D</td>
<td>−40°C to +125°C</td>
<td>OPA2725AID</td>
<td>OPA725AID</td>
<td>Tape and Reel, 2500</td>
</tr>
<tr>
<td>OPA2725</td>
<td>MSOP-8</td>
<td>DGK</td>
<td>−40°C to +125°C</td>
<td>BGM</td>
<td>OPA2725AID</td>
<td>Rails, 100</td>
</tr>
<tr>
<td><strong>Shutdown</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPA726</td>
<td>SO-8</td>
<td>D</td>
<td>−40°C to +125°C</td>
<td>OPA726AID</td>
<td>OPA726AID</td>
<td>Tape and Reel, 2500</td>
</tr>
<tr>
<td>OPA726</td>
<td>MSOP-8</td>
<td>DGK</td>
<td>−40°C to +125°C</td>
<td>BHC</td>
<td>OPA726AIDDK</td>
<td>Rails, 100</td>
</tr>
<tr>
<td>OPA726</td>
<td>MSOP-10</td>
<td>DGS</td>
<td>−40°C to +125°C</td>
<td>BHB</td>
<td>OPA726AIDGST</td>
<td>Tape and Reel, 2500</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this datasheet.

---

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ABSOLUTE MAXIMUM RATINGS(1)

- **Supply Voltage**          ................. +13.2V
- **Signal Input Terminals, Voltage**(2)     ................. −0.5V to (V+) + 0.5V
- **Current**                  ................. ±10mA
- **Output Short Circuit**(3) ................. Continuous
- **Operating Temperature** ................. −55°C to +125°C
- **Storage Temperature** ................. −55°C to +150°C
- **Junction Temperature** ................. +150°C
- **Lead Temperature (soldering, 10s)** ................. +300°C
- **ESD Rating (Human Body Model)** ................. 1000 V

(1) Stresses above these ratings may cause permanent damage.

Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.
PIN CONFIGURATIONS

(1) NC denotes no internal connection.
(2) DGND = reference voltage for Enable Reference pin. Voltage on this pin will be the voltage to which the Enable Reference pin is referenced.
ELECTRICAL CHARACTERISTICS: \( V_S = \pm 4V \) to \( +12V \) or \( V_S = \pm 2V \) to \( \pm 6V \)

**Boldface** limits apply over the specified temperature range, \( T_A = -40°C \) to \( +125°C \).

At \( T_A = +25°C \), \( R_L = 10k\Omega \) connected to \( V_S/2 \), and \( V_{OUT} = V_S/2 \), unless otherwise noted.

### PARAMETER

<table>
<thead>
<tr>
<th>CONDITION</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
</table>

#### OFFSET VOLTAGE

Input Offset Voltage

| \( V_{OS} \) | \( V_S = \pm 6V, V_{CM} = 0V \) | 1.2 | 3 | mV |
| \( V_S = \pm 6V, V_{CM} = 0V \) | 1.5 | 5 | mV |

Drift vs Power Supply

| \( \frac{dV_{OS}}{dT} \) | \( V_S = \pm 2V \) to \( \pm 6V, V_{CM} = V- \) | 30 | 100 | \( \mu V/V \) |
| \( V_S = \pm 2V \) to \( \pm 6V, V_{CM} = V- \) | 150 | 150 | \( \mu V/V \) |

Channel Separation, DC

| \( V_{OS} \) | \( V_S = \pm 2V \) to \( \pm 6V, V_{CM} = V- \) | 1 | 1 | \( \mu V/V \) |

#### INPUT BIAS CURRENT

| \( I_B \) | 30 | 200 | pA |

Over Temperature

| \( I_{OB} \) | 10 | 50 | pA |

#### NOISE

Input Voltage Noise, \( f = 0.1Hz \) to \( 10Hz \)

| \( e_n \) | \( V_S = \pm 6V, V_{CM} = 0V \) | 10 | 20 | \( \mu V_{PP} \) |

Input Voltage Noise Density, \( f = 10kHz \)

| \( e_n \) | \( V_S = \pm 6V, V_{CM} = 0V \) | 10 | 10 | nV/\( \sqrt{Hz} \) |

Input Voltage Noise Density, \( f = 100kHz \)

| \( e_n \) | \( V_S = \pm 6V, V_{CM} = 0V \) | 6 | 6 | nV/\( \sqrt{Hz} \) |

Input Current Noise Density, \( f = 1kHz \)

| \( i_n \) | \( V_S = \pm 6V, V_{CM} = 0V \) | 2.5 | 2.5 | fA/\( \sqrt{Hz} \) |

#### INPUT VOLTAGE RANGE

Common-Mode Voltage Range

| \( V_{CM} \) | \( V- \) \( \leq \) \( V_{CM} \) \( \leq \) \( V+ \) \( - 2V \) | 88 | 94 | V |

Common-Mode Rejection Ratio

| \( CMRR \) | \( V- \) \( \leq \) \( V_{CM} \) \( \leq \) \( V+ \) \( - 2V \) | 84 | 84 | dB |

Over Temperature

| \( CMRR \) | \( V- \) \( \leq \) \( V_{CM} \) \( \leq \) \( V+ \) \( - 3V \) | 94 | 100 | dB |

#### INPUT IMPEDANCE

| \( I_{O} \) | 10\( ^{11} \) \( || \) | 5\( \Omega \) \( | | \) | \( \Omega \) \( | | \) | \( \Omega \) |

#### OPEN-LOOP GAIN

Open-Loop Voltage Gain

| \( A_{OL} \) | \( R_L = 100k\Omega, 0.15V < V_O < (V+) - 0.15V \) | 110 | 120 | dB |

Over Temperature

| \( R_L = 100k\Omega, 0.15V < V_O < (V+) - 0.15V \) | 100 | 100 | dB |

#### FREQUENCY RESPONSE

Gain-Bandwidth Product

| \( GBW \) | \( C_L = 20pF \) | 20 | 20 | MHz |

Slew Rate

| \( SR \) | \( G = +1 \) | 30 | 30 | V/\( \mu s \) |

Settling Time, 0.1%

| \( t_S \) | \( V_S = \pm 6V, 5V \) Step, \( G = +1 \) | 350 | 350 | ns |

Overload Recovery Time

| \( V_{IN} \) \( \cdot \) \( Gain < V_S \) | | 50 | 50 | ns |

Total Harmonic Distortion + Noise

| \( THD+N \) | \( V_S = \pm 6V, V_{OUT} = 2V_{RMS}, R_L = 600\Omega, G = +1, f = 1kHz \) | 0.0003 | 0.0003 | % |
**ELECTRICAL CHARACTERISTICS: \( V_S = +4V \) to \(+12V \) or \( V_S = \pm 2V \) to \( \pm 6V \) (continued)**

Boldface limits apply over the specified temperature range, \( T_A = -40^\circ C \) to \(+125^\circ C \).

At \( T_A = +25^\circ C \), \( R_L = 10k\Omega \) connected to \( V_S/2 \), and \( V_{OUT} = V_S/2 \), unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>OPA725, OPA726, OPA2725, OPA2726</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>OUTPUT</strong></td>
<td></td>
<td>MIN</td>
</tr>
<tr>
<td>Voltage Output Swing from Rail</td>
<td>( R_L = 100k\Omega, A_{OL} &gt; 110dB )</td>
<td>100</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( R_L = 100k\Omega, A_{OL} &gt; 100dB )</td>
<td>125</td>
</tr>
<tr>
<td></td>
<td>( R_L = 100k\Omega, A_{OL} &gt; 100dB )</td>
<td>175</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( R_L = 1k\Omega, A_{OL} &gt; 106dB )</td>
<td>200</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( R_L = 2k\Omega, A_{OL} &gt; 106dB )</td>
<td>200</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( R_L = 2k\Omega, A_{OL} &gt; 96dB )</td>
<td>250</td>
</tr>
<tr>
<td>Output Current</td>
<td>( I_{OUT} )</td>
<td>(</td>
</tr>
<tr>
<td>Short-Circuit Current</td>
<td>( I_{SC} )</td>
<td>(</td>
</tr>
<tr>
<td>Capacitive Load Drive</td>
<td>( C_{LOAD} )</td>
<td>(</td>
</tr>
<tr>
<td>Open-Loop Output Impedance</td>
<td>( f = 1MHz, I_O = 0 )</td>
<td>40</td>
</tr>
<tr>
<td><strong>ENABLE/SHUTDOWN (OPA726)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{OFF} )</td>
<td>( V_{DGND} )</td>
<td>( V^- )</td>
</tr>
<tr>
<td>( t_{ON} )</td>
<td>( V_{TH} ) (amplifier is active)</td>
<td>( V^- )</td>
</tr>
<tr>
<td>Input Disable Current</td>
<td>( I_{OD} ) (per amplifier)</td>
<td>Ref Pin = Enable Pin = ( V^- )</td>
</tr>
<tr>
<td>( I_{QSD} ) (per amplifier)</td>
<td>( I_O = 0 )</td>
<td>6</td>
</tr>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Voltage Range</td>
<td>( V_S )</td>
<td>4</td>
</tr>
<tr>
<td>Operating Voltage Range</td>
<td>( V_S )</td>
<td>3.5 to 13.2</td>
</tr>
<tr>
<td>Quiescent Current (per amplifier)</td>
<td>( I_Q )</td>
<td>( I_O = 0 )</td>
</tr>
<tr>
<td>Over Temperature</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TEMPERATURE RANGE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Range</td>
<td></td>
<td>-40</td>
</tr>
<tr>
<td>Operating Range</td>
<td></td>
<td>-55</td>
</tr>
<tr>
<td>Storage Range</td>
<td></td>
<td>-55</td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>( \theta_{JA} )</td>
<td>SOT23-5</td>
</tr>
<tr>
<td></td>
<td>MSOP-8, MSOP-10, SO-8</td>
<td>MSOP-8, MSOP-10, SO-8</td>
</tr>
</tbody>
</table>
TYPICAL CHARACTERISTICS

At $T_A = +25^\circ C$, $V_S = \pm 6V$, $R_L = 10k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = \pm 6V$, $R_L = 10k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

**INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE**

- Bias current $I_b < \pm 10pA$
- Common-mode voltage range: $-6.5V$ to $+6.5V$

**OFFSET CURRENT vs TEMPERATURE**

- Offset current $I_{OS}$
- Temperature range: $-50^\circ C$ to $+150^\circ C$

**OPEN-LOOP GAIN vs TEMPERATURE**

- Gain $A_{OL}$
- Temperature range: $-25^\circ C$ to $+150^\circ C$

**POWER-SUPPLY REJECTION RATIO vs TEMPERATURE**

- PSRR (dB)
- Temperature range: $-50^\circ C$ to $+150^\circ C$

**QUIESCENT CURRENT vs TEMPERATURE**

- Quiescent current $I_Q$
- Temperature range: $-50^\circ C$ to $+150^\circ C$

**COMMON-MODE REJECTION RATIO vs TEMPERATURE**

- CMRR (dB)
- Temperature range: $-50^\circ C$ to $+150^\circ C$

- Condition: $-2V < V_{CM} < V_\pm$

---

www.ti.com
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = \pm 6V$, $R_L = 10k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ$C, $V_S = \pm 6\,\text{V}$, $R_L = 10\,\text{k}\Omega$ connected to $V_S/2$, and $V_{\text{OUT}} = V_S/2$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = \pm 6V$, $R_L = 10k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.
APPLICATIONS INFORMATION

OPA725 and OPA726 series 20MHz CMOS op amps have a fast slew rate, low noise, and excellent PSRR, CMRR, and A\text{OL}. These op amps can operate on typically 4.3mA quiescent current from a single (or split) supply in the range of 4V to 12V (±2V to ±6V), making them highly versatile and easy to use. They are stable in a unity-gain configuration.

Power-supply pins should be bypassed with 1nF ceramic capacitors in parallel with 1\mu F tantalum capacitors.

OPERATING VOLTAGE

OPA725 series op amps are specified from 4V to 12V supplies over a temperature range of −40°C to +125°C. They will operate well in ±5V or +5V to +12V power-supply systems. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.

ENABLE/SHUTDOWN

OPA725 series op amps require approximately 4.3mA quiescent current. The enable/shutdown feature of the OPA726 allows the op amp to be shut off to reduce this current to approximately 6\mu A.

The enable/shutdown input is referenced to the Enable Reference Pin, DGND (see Pin Configurations). This pin can be connected to logic ground in dual-supply op amp configurations to avoid level-shifting the enable logic signal, as shown in Figure 1.

The Enable Reference Pin voltage, \( V_{DGND} \), must not exceed \((V^+) - 2V\). It may be set as low as \( V^- \). The amplifier is enabled when the Enable Pin voltage is greater than \( V_{DGND} + 2V \). The amplifier is disabled (shutdown) if the Enable Pin voltage is less than \( V_{DGND} + 0.8V \). The Enable Pin is connected to internal pull-up circuitry and will enable the device if left unconnected.

COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA725 and OPA726 series extends from \( V^- \) to \((V^+) - 2V\).

Common-mode rejection is excellent throughout the input voltage range from \( V^- \) to \((V^+) - 3V\). CMRR decreases somewhat as the common-mode voltage extends to \((V^+) - 2V\), but remains very good and is tested throughout this range. See the Electrical Characteristics table for details.

INPUT OVER-VOLTAGE PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than approximately 300mV. Momentary voltages greater than 300mV beyond the power supply can be tolerated if the current is limited to 10mA. This is easily accomplished with an input resistor in series with the op amp, as shown in Figure 2. The OPA725 series features no phase inversion when the inputs extend beyond supplies, if the input is current limited.

Figure 1. Enable Reference Pin Connection for Single- and Dual-Supply Configurations

Figure 2. Input Current Protection for Voltages Exceeding the Supply Voltage
RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. This output stage is capable of driving heavy loads connected to any point between V+ and V−. For light resistive loads (> 100kΩ), the output voltage can swing to 150mV (175mV for dual) from the supply rail, while still maintaining excellent linearity (AOL > 110dB). With 1kΩ (2kΩ for dual) resistive loads, the output is specified to swing to within 250mV from the supply rails with excellent linearity (see the Typical Characteristics curve Output Voltage Swing vs Output Current).

CAPACITIVE LOAD AND STABILITY

Capacitive load drive is dependent upon gain and the overshoot requirements of the application. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads (see the Typical Characteristics curve Small-Signal Overshoot vs Capacitive Load).

One method of improving capacitive load drive in the unity-gain configuration is to insert a 10Ω to 20Ω resistor inside the feedback loop, as shown in Figure 3. This reduces ringing with large capacitive loads while maintaining DC accuracy.

DRIVING FAST 16-BIT ADCs

The OPA725 series is optimized for driving fast 16-bit ADCs such as the ADS8342. The OPA725 op amps buffer the converter input capacitance and resulting charge injection, while providing signal gain. Figure 4 shows the OPA725 in a single-ended method of interfacing to the ADS8342 16-bit, 250kSPS, 4-channel ADC with an input range of ±2.5V. The OPA725 has demonstrated excellent settling time to the 16-bit level within the 600ns acquisition time of the ADS8342. The RC filter, shown in Figure 4, has been carefully tuned for best noise and settling performance. It may need to be adjusted for different op amp configurations. Please refer to the ADS8342 data sheet (available for download at www.ti.com) for additional information on this product.

TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPA725 an ideal wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 5, are the expected diode capacitance (C_D), which should include the parasitic input common-mode and differential-mode input capacitance (4pF + 5pF for the OPA725); the desired transimpedance gain (R_F); and the GBW for the OPA725 (20MHz). With these three variables set, the feedback capacitor value (C_F) can be set to control the frequency response. C_F includes the stray capacitance of R_F, which is 0.2pF for a typical surface-mount resistor.

Figure 3. Series Resistor in Unity-Gain Buffer Configuration Improves Capacitive Load Drive

Figure 4. OPA725 Driving an ADC

Figure 5. Dual-Supply Transimpedance Amplifier
To achieve a maximally-flat, 2nd-order Butterworth frequency response, the feedback pole should be set to:

\[
\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBW}{4\pi R_F C_D}}
\]  

(1)

Bandwidth is calculated by:

\[
f_{3dB} = \frac{\sqrt{GBW}}{2\pi R_F C_D}\text{ Hz}
\]

(2)

For even higher transimpedance bandwidth, the high-speed CMOS OPA354 (100MHz GBW), OPA300 (180 MHz GBW), OPA355 (200MHz GBW), or OPA656, OPA657 (400MHz GBW) may be used.

For single-supply applications, the +IN input can be biased with a positive dc voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail. (Refer to Figure 6.) This bias voltage also appears across the photodiode, providing a reverse bias for faster operation.

![Figure 6. Single-Supply Transimpedance Amplifier](image)

NOTE: (1) \(C_F\) is optional to prevent gain peaking. It includes the stray capacitance of \(R_F\).

For additional information, refer to Application Bulletin SBOA055, Compensate Transimpedance Amplifiers Intuitively, available for download at www.ti.com.

**OPTIMIZING THE TRANSIMPEDANCE CIRCUIT**

To achieve the best performance, components should be selected according to the following guidelines:

1. For lowest noise, select \(R_F\) to create the total required gain. Using a lower value for \(R_F\) and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by \(R_F\) increases with the square-root of \(R_F\), whereas the signal increases linearly. Therefore, signal-to-noise ratio is improved when all the required gain is placed in the transimpedance stage.

2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to be amplified (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode can significantly reduce its capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.

3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the \(R_F\) to limit bandwidth, even if not required for stability.

4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, refer to the Application Bulletins Noise Analysis of FET Transimpedance Amplifiers (SBOA060), and Noise Analysis for High-Speed Op Amps (SBOA066), available for download at the TI web site.
NOTE: FilterPro is a low-pass filter design program available for download at no cost from TI’s web site (www.ti.com). The program can be used to determine component values for other cutoff frequencies or filter types.

Figure 7. Four-Pole Butterworth Sallen-Key Low-Pass Filter
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (1)</th>
<th>Lead/Ball Finish (2)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C) (4)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA2725AID</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 2725A</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDG4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 2725A</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDGKR</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BGM</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDGKT</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BGM</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDGKTG4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BGM</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 2725A</td>
<td></td>
</tr>
<tr>
<td>OPA2725AIDRG4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 2725A</td>
<td></td>
</tr>
<tr>
<td>OPA2726AIDGST</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BHB</td>
<td></td>
</tr>
<tr>
<td>OPA2726AIDGSTG4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BHB</td>
<td></td>
</tr>
<tr>
<td>OPA725AID</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 725A</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDBVR</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OALI</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDBVRG4</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OALI</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDBV5</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OALI</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDBV5G4</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OALI</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDG4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 725A</td>
<td></td>
</tr>
<tr>
<td>OPA725AIDR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 725A</td>
<td></td>
</tr>
<tr>
<td>OPA726AID</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>OPA 726A</td>
<td></td>
</tr>
</tbody>
</table>
### Table 1: Orderable Devices

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA726AIDGKT</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BHC</td>
<td></td>
</tr>
<tr>
<td>OPA726AIDGKTG4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>BHC</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **Eco Plan**: The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

**TBD**: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS)**: TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt)**: This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br)**: TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish**: Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
## TAPE AND REEL INFORMATION

### REEL DIMENSIONS

![Reel Dimensions Diagram](image)

### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![Quadrant Assignments Diagram](image)

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA2725AIDGKR</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>OPA2725AIDGKT</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>OPA2725AIDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>3.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>OPA2726AIDGST</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>250</td>
<td>330.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>OPA725AIDBVR</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>178.0</td>
<td>9.0</td>
<td>3.3</td>
<td>3.2</td>
<td>1.4</td>
<td>6.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>OPA725AIDBVT</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>178.0</td>
<td>9.0</td>
<td>3.3</td>
<td>3.2</td>
<td>1.4</td>
<td>6.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>OPA725AIDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>OPA726AIDGKT</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA2725AIDGKR</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA2725AIDGKT</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA2725AIDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA2726AIDGST</td>
<td>VSSOP</td>
<td>DGS</td>
<td>10</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA725AIDBVR</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>180.0</td>
<td>180.0</td>
<td>18.0</td>
</tr>
<tr>
<td>OPA725AIDBVT</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>180.0</td>
<td>180.0</td>
<td>18.0</td>
</tr>
<tr>
<td>OPA725AIDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA726AIDGKT</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.
E. Reference JEDEC MS-012 variation AA.
NOTES:  
A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Publication IPC-7351 is recommended for alternate designs.  
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.  
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO-178 Variation AA.
LAND PATTERN DATA

DBV (R-PDSC-G5)  PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).

1.90

0.95

2.7

1.00

0.55

2.7

0.95

NOTES:  A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
\[\text{Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.}\]
\[\text{Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.}\]
E. Falls within JEDEC MO-187 variation AA, except interlead flash.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-187 variation BA.
NOTES:

A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
TEXAS INSTRUMENTS INCORPORATED \(\text{(TI)}\) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for a particular product or service voids all express and implied warranties of the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE, IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class Ill devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated