



## Wide Bandwidth OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA) and BUFFER

### OTA FEATURES

- Wide Bandwidth (80MHz, Open-Loop,  $G = +5$ )
- High Slew Rate (900V/ $\mu$ s)
- High Transconductance (95mA/V)
- External  $I_Q$ -Control

### BUFFER FEATURES

- Closed-Loop Buffer
- Wide Bandwidth (1600MHz,  $V_O = 1V_{PP}$ )
- High Slew Rate (4000V/ $\mu$ s)
- 60mA Output Current

### OPA860 FEATURES

- Low Quiescent Current (11.2mA)
- Versatile Circuit Function

### APPLICATIONS

- Baseline Restore Circuits
- Video/Broadcast Equipment
- Communications Equipment
- High-Speed Data Acquisition
- Wideband LED Driver
- AGC-Multiplier
- ns-Pulse Integrator
- Control Loop Amplifier
- OPA660 Upgrade

### DESCRIPTION

The OPA860 is a versatile monolithic component designed for wide-bandwidth systems, including high performance video, RF and IF circuitry. It includes a wideband, bipolar operational transconductance amplifier (OTA), and voltage buffer amplifier.

The OTA or voltage-controlled current source can be viewed as an *ideal transistor*. Like a transistor, it has three terminals—a high impedance input (base), a low-impedance input/output (emitter), and the current output (collector). The OTA, however, is self-biased and bipolar. The output collector current is zero for a zero base-emitter voltage. AC inputs centered about zero produce an output current, which is bipolar and centered about zero. The transconductance of the OTA can be adjusted with an external resistor, allowing bandwidth, quiescent current, and gain trade-offs to be optimized.

Also included in the OPA860 is an uncommitted closed-loop, unity-gain buffer. This provides 1600MHz bandwidth and 4000V/ $\mu$ s slew rate.

Used as a basic building block, the OPA860 simplifies the design of AGC amplifiers, LED driver circuits for fiber optic transmission, integrators for fast pulses, fast control loop amplifiers and control amplifiers for capacitive sensors and active filters. The OPA860 is available in an SO-8 surface-mount package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA860	SO-8	D	–45°C to +85°C	OPA860	OPA860ID	Rails, 75
					OPA860IDR	Tape and Reel, 2500

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).


**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Power Supply	±6.5V <sub>DC</sub>
Internal Power Dissipation	See <a href="#">Thermal Information</a>
Differential Input Voltage	±1.2V
Input Common-Mode Voltage Range	±V <sub>S</sub>
Storage Temperature Range: D	–65°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T <sub>J</sub> )	+150°C
ESD Rating:	
Human Body Model (HBM) <sup>(2)</sup>	1500V
Charge Device Model (CDM)	1000V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress Ratings only, and functional operations of the device at these and any other conditions beyond those specified is not supported.

(2) Pin 2 > 500V HBM.

**PIN CONFIGURATION**



**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 5V$** 
 $R_L = 500\Omega$  and  $R_{ADJ} = 250\Omega$ , unless otherwise noted.

PARAMETER	CONDITIONS	OPA860ID				UNITS	MIN/ MAX	TEST LEVEL <sup>(1)</sup>	
		TYP	MIN/MAX OVER TEMPERATURE						
		+25°C	+25°C <sup>(2)</sup>	0°C to 70°C <sup>(3)</sup>	-40°C to +85°C <sup>(3)</sup>				
<b>Closed Loop OTA + BUFFER (see Figure 53)</b>									
<b>AC PERFORMANCE</b>									
Bandwidth	$G = +2$ , See Figure 53								
	$V_O = 200mV_{PP}$	470	380	375	370	MHz	min	B	
	$V_O = 1V_{PP}$	470				MHz	typ	C	
	$V_O = 5V_{PP}$	350				MHz	typ	C	
	Bandwidth for 0.1dB Gain Flatness	$V_O = 200mV_{PP}$	42				MHz	typ	C
	Slew Rate	$V_O = 5V$ Step	3500	3000	2800	2700	V/ $\mu s$	typ	C
	Rise Time and Fall Time	$V_O = 1V$ Step	0.7				ns	typ	C
	Harmonic Distortion	$G = +2$ , $V_O = 2V_{PP}$ , 5MHz							
	2nd-Harmonic	$R_L = 100\Omega$	-54				dBc	typ	C
		$R_L = 500\Omega$	-77				dBc	typ	C
3rd-Harmonic	$R_L = 100\Omega$	-66				dBc	typ	C	
	$R_L = 500\Omega$	-79				dBc	typ	C	
<b>OTA - Open-Loop (see Figure 48)</b>									
<b>AC PERFORMANCE</b>									
Bandwidth	$G = +5$ , $V_O = 200mV_{PP}$ , $R_L = 500\Omega$	80	77	75	74	MHz	min	B	
	$G = +5$ , $V_O = 1V_{PP}$	80				MHz	typ	C	
	$G = +5$ , $V_O = 5V_{PP}$	80				MHz	typ	C	
Slew Rate	$G = +5$ , $V_O = 5V$ Step	900	860	850	840	V/ $\mu s$	min	B	
Rise Time and Fall Time	$V_O = 1V$ Step	4.4				ns	typ	C	
Harmonic Distortion	$G = +5$ , $V_O = 2V_{PP}$ , 5MHz								
2nd-Harmonic	$R_L = 500\Omega$	-68	-55	-54	-53	dB	max	B	
3rd-Harmonic	$R_L = 500\Omega$	-57	-52	-51	-49	dB	max	B	
Base Input Voltage Noise	$f > 100kHz$	2.4	3.0	3.3	3.4	nV/ $\sqrt{Hz}$	max	B	
Base Input Current Noise	$f > 100kHz$	1.65	2.4	2.45	2.5	pA/ $\sqrt{Hz}$	max	B	
Emitter Input Current Noise	$f > 100kHz$	5.2	15.3	16.6	17.5	pA/ $\sqrt{Hz}$	max	B	
<b>OTA DC PERFORMANCE<sup>(4)</sup> (see Figure 48)</b>									
Min OTA Transconductance	$V_O = \pm 10mV$ , $R_C = 0\Omega$ , $R_E = 0\Omega$	95	<b>80</b>	77	75	mA/V	min	A	
Max OTA Transconductance	$V_O = \pm 10mV$ , $R_C = 0\Omega$ , $R_E = 0\Omega$	95	<b>150</b>	155	160	mA/V	min	A	
B-Input Offset Voltage	$V_B = 0V$ , $R_C = 0\Omega$ , $R_E = 100\Omega$	$\pm 3$	<b><math>\pm 12</math></b>	$\pm 15$	$\pm 20$	mV	max	A	
Average B-Input Offset Voltage Drift	$V_B = 0V$ , $R_C = 0\Omega$ , $R_E = 100\Omega$	$\pm 3$		$\pm 67$	$\pm 120$	$\mu V/^\circ C$	max	B	
B-Input Bias Current	$V_B = 0V$ , $R_C = 0\Omega$ , $R_E = 100\Omega$	$\pm 1$	<b><math>\pm 5</math></b>	$\pm 6$	$\pm 6.6$	$\mu A$	max	A	
Average B-Input Bias Current Drift	$V_B = 0V$ , $R_C = 0\Omega$ , $R_E = 100\Omega$			$\pm 20$	$\pm 25$	nA/ $^\circ C$	max	B	
E-Input Bias Current	$V_B = 0V$ , $V_C = 0V$	$\pm 30$	<b><math>\pm 100</math></b>	$\pm 125$	$\pm 140$	$\mu A$	max	A	
Average E-Input Bias Current Drift	$V_B = 0V$ , $V_C = 0V$			$\pm 500$	$\pm 600$	nA/ $^\circ C$	max	B	
C-Output Bias Current	$V_B = 0V$ , $V_C = 0V$	$\pm 5$	<b><math>\pm 18</math></b>	$\pm 30$	$\pm 38$	$\mu A$	max	A	
Average C-Output Bias Current Drift	$V_B = 0V$ , $V_C = 0V$			$\pm 250$	$\pm 300$	nA/ $^\circ C$	max	B	
<b>OTA INPUT (see Figure 48)</b>									
B-Input Voltage Range		$\pm 4.2$	$\pm 3.7$	$\pm 3.6$	$\pm 3.6$	V	min	B	
B-Input Impedance		455    2.1				k $\Omega$    pF	typ	C	
Min E-Input Input Resistance		10.5	12.5	13.0	13.3	$\Omega$	min	B	
Max E-Input Input Resistance		10.5	6.7	6.5	6.3	$\Omega$	max	B	

- (1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.
- (2) Junction temperature = ambient for +25°C specifications.
- (3) Junction temperature = ambient at low temperature limit; junction temperature = ambient + 8°C at high temperature limit for over temperature specifications.
- (4) Current is considered positive out of node.  $V_{CM}$  is the input common-mode voltage.

**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)** $R_L = 500\Omega$  and  $R_{ADJ} = 250\Omega$ , unless otherwise noted.

PARAMETER	CONDITIONS	OPA860ID				UNITS	MIN/ MAX	TEST LEVEL <sup>(1)</sup>
		TYP	MIN/MAX OVER TEMPERATURE					
		+25°C	+25°C <sup>(2)</sup>	0°C to 70°C <sup>(3)</sup>	-40°C to +85°C <sup>(3)</sup>			
<b>OTA OUTPUT</b>								
E-Output Voltage Compliance	$I_E = \pm 1mA$	$\pm 4.2$	$\pm 3.7$	$\pm 3.6$	$\pm 3.6$	V	min	A
E-Output Current, Sinking/Sourcing	$V_E = 0$	$\pm 15$	$\pm 10$	$\pm 9$	$\pm 9$	mA	min	A
C-Output Voltage Compliance	$I_C = \pm 1mA$	$\pm 4.7$	$\pm 4.0$	$\pm 3.9$	$\pm 3.9$	V	min	A
C-Output Current, Sinking/Sourcing	$V_C = 0$	$\pm 15$	$\pm 10$	$\pm 9$	$\pm 9$	mA	min	A
C-Output Impedance		54    2				k $\Omega$    pF	typ	C
<b>BUFFER (see Figure Figure 45)</b>								
<b>AC PERFORMANCE</b>								
Bandwidth	$V_O = 200mV_{PP}$	1200	750	720	700	MHz	min	B
	$V_O = 1V_{PP}$	1600				MHz	typ	C
	$V_O = 5V_{PP}$	1000				MHz	typ	C
Slew Rate	$V_O = 5V$ Step	4000	3500	3200	3000	V/ $\mu s$	min	B
Rise Time and Fall Time	$V_O = 1V$ Step	0.4				ns	typ	C
Settling Time to 0.05%	$V_O = 1V$ Step	6				ns	typ	C
Harmonic Distortion	$V_O = 2V_{PP}, 5MHz$							
2nd-Harmonic	$R_L = 100\Omega$	-52	-47	-46	-44	dBc	max	B
	$R_L \geq 500\Omega$	-72	-65	-63	-61	dBc	max	B
3rd-Harmonic	$R_L = 100\Omega$	-67	-63	-63	-62	dBc	max	B
	$R_L \geq 500\Omega$	-96	-86	-85	-83	dBc	max	B
Input Voltage Noise	$f > 100kHz$	4.8	5.1	5.6	6.0	nV/ $\sqrt{Hz}$	max	B
Input Current Noise	$f > 100kHz$	2.1	2.6	2.7	2.8	pA/ $\sqrt{Hz}$	max	B
Differential Gain	NTSC, PAL	0.06				%	typ	C
Differential Phase	NTSC, PAL	0.02				Degrees	typ	C
<b>BUFFER DC PERFORMANCE</b>								
Gain	$R_L = 500\Omega$	1	<b>0.98</b>	0.98	0.98	V/V	min	A
	$R_L = 500\Omega$	1	<b>1</b>	1	1	V/V	max	A
Input Offset Voltage		$\pm 16$	$\pm 30$	$\pm 36$	$\pm 38$	mV	max	A
Average Input Offset Voltage Drift				$\pm 125$	$\pm 125$	$\mu V/^\circ C$	max	B
Input Bias Current		$\pm 3$	$\pm 7$	$\pm 8$	$\pm 8.5$	$\mu A$	max	A
Average Input Bias Current Drift				$\pm 20$	$\pm 20$	nA/ $^\circ C$	max	B
<b>BUFFER INPUT</b>								
Input Impedance		1.0    2.1				M $\Omega$    pF	typ	C
<b>BUFFER OUTPUT</b>								
Output Voltage Swing	$R_L = 500\Omega$	$\pm 4.0$	$\pm 3.8$	$\pm 3.8$	$\pm 3.8$	V	min	A
Output Current	$V_O = 0$	$\pm 60$	$\pm 50$	$\pm 49$	$\pm 48$	mA	min	A
Closed-Loop Output Impedance	$f \leq 100kHz$	1.4				$\Omega$	typ	C
<b>POWER SUPPLY (OTA + BUFFER)</b>								
Specified Operating Voltage		$\pm 5$				V	typ	C
Maximum Operating Voltage			$\pm 6.5$	$\pm 6.5$	$\pm 6.5$	V	max	A
Minimum Operating Voltage			$\pm 2.5$	$\pm 2.5$	$\pm 2.5$	V	min	B
Maximum Quiescent Current	$R_{ADJ} = 250\Omega$	11.2	<b>12</b>	13.5	14.5	mA	max	A
Minimum Quiescent Current	$R_{ADJ} = 250\Omega$	11.2	<b>10.5</b>	9.5	7.9	mA	min	A
OTA Power-Supply Rejection Ratio (+PSRR)	$\Delta I_C / \Delta V_S$	$\pm 20$	$\pm 50$	$\pm 60$	$\pm 65$	$\mu A/V$	max	A
Buffer Power-Supply Rejection Ratio (-PSRR)	$\Delta V_O / \Delta V_S$	54	<b>48</b>	46	45	dB	min	A
<b>THERMAL CHARACTERISTICS</b>								
Specification: ID		-40 to +85				$^\circ C$	typ	C
Thermal Resistance $\theta_{JA}$								
D SO-8	Junction-to-Ambient	125				$^\circ C/W$	typ	C

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted. (See Figure 53.)

**OTA + BUF Performance**




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted. (See Figure 53.)




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.

**OTA Performance**




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.






Figure 18.

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)**


At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.




**Figure 19.**




**Figure 20.**



**Figure 21.**



**Figure 22.**



**Figure 23.**



**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.

**BUF Performance**




Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.






Figure 29.

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)**


At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.




**Figure 30.**




**Figure 31.**




**Figure 32.**



**Figure 33.**



**Figure 34.**



**Figure 35.**

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.




Figure 36.




Figure 37.




Figure 38.




Figure 39.




Figure 40.






Figure 41.

**TYPICAL CHARACTERISTICS:  $V_S = \pm 5V$  (continued)**

At  $T_A = +25^\circ C$ ,  $I_Q = 11.2mA$ , and  $R_L = 500\Omega$ , unless otherwise noted.




**Figure 42.**



**Figure 43.**

## APPLICATION INFORMATION

The OPA860 combines a high-performance buffer with a transconductance section. This transconductance section is discussed in the *OTA (Operational Transconductance Amplifier)* section of this data sheet. Over the years and depending on the writer, the OTA section of an op amp has been referred to as a Diamond Transistor, Voltage-Controlled Current source, Transconductor, Macro Transistor, or positive second-generation current conveyor (CCII+). Corresponding symbols for these terms are shown in [Figure 44](#).



**Figure 44. Symbols and Terms**

Regardless of its depiction, the OTA section has a high-input impedance (B input), a low-input/output impedance (E input), and a high impedance current source output (C output).

### BUFFER SECTION—AN OVERVIEW

The buffer section of the OPA860 is an 1600MHz, 4000V/ $\mu$ s closed-loop buffer that can be used as a building block for AGC amplifiers, LED driver circuit, integrator for fast pulse, fast control loop amplifiers, and control amplifiers for capacitive sensors and active filters. The Buffer section does not share the bias circuit of the OTA section; thus, it is not affected by changes in the  $I_Q$  adjust resistor ( $R_{ADJ}$ ).

### TRANSCONDUCTANCE (OTA) SECTION—AN OVERVIEW

The symbol for the OTA section is similar to a transistor (see [Figure 44](#)). Applications circuits for the OTA look and operate much like transistor circuits—the transistor is also a voltage-controlled current source. Not only does this characteristic simplify the understanding of application circuits, it aids the circuit optimization process as well. Many of the same intuitive techniques used with transistor designs apply to OTA circuits. The three terminals of the OTA are labeled B, E, and C. This labeling calls attention to its similarity to a transistor, yet draws distinction for clarity. While the OTA is similar to a transistor, one essential difference is the sense of the C-output current: it flows out the C terminal for positive B-to-E input voltage and in the C terminal for negative B-to-E input voltage. The OTA offers many advantages over a discrete transistor. The OTA is self-biased, simplifying the design process and reducing component count. In addition, the OTA is far more linear than a transistor. Transconductance of the OTA is constant over a wide range of collector currents—this feature implies a fundamental improvement of linearity.

## BASIC CONNECTIONS

Figure 46 shows basic connections required for operation. These connections are not shown in subsequent circuit diagrams. Power-supply bypass capacitors should be located as close as possible to the device pins. Solid tantalum capacitors are generally best.

## QUIESCENT CURRENT CONTROL PIN


The quiescent current of the transconductance portion of the OPA860 is set with a resistor,  $R_{ADJ}$ , connected from pin 1 to  $-V_S$ . It affects only the operating currents of OTA sections. The bias circuitry of the Buffer section is independent of the bias circuitry for the OTA section; therefore, the quiescent current cannot go below 5.8mA. The maximum quiescent current is 12.7mA.  $R_{ADJ}$  should be set between 50 $\Omega$  and 1k $\Omega$  for optimal performance of the OTA section. This range corresponds to the 12.5mA quiescent current for  $R_{ADJ} = 50\Omega$ , and 9mA for  $R_{ADJ} = 1k\Omega$ . If the  $I_Q$  adjust pin is connected to the negative supply, the quiescent current will be set by the 250 $\Omega$  internal resistor.

Reducing or increasing the quiescent current for the OTA section controls the bandwidth and AC behavior as well as the transconductance. With  $R_{ADJ} = 250\Omega$ , this sets approximately 11.2mA total quiescent current at 25°C. It may be appropriate in some applications to trim this resistor to achieve the desired quiescent current or AC performance.

**Applications circuits generally do not show the resistor  $R_Q$ , but it is required for proper operation.**

With a fixed  $R_{ADJ}$  resistor, quiescent current increases with temperature (see Figure 43 in the *Typical Characteristics* section). This variation of current with temperature holds the transconductance,  $g_m$ , of the OTA relatively constant with temperature (another advantage over a transistor).

It is also possible to vary the quiescent current with a control signal. The control loop in Figure 45 shows 1/2 of a REF200 current source used to develop 100mV on  $R_1$ . The loop forces 125mV to appear on  $R_2$ . Total quiescent current of the OPA860 is approximately  $37 \times I_1$ , where  $I_1$  is the current made to flow out of pin 1.



**Figure 45. Optional Control Loop for Setting Quiescent Current**




Figure 46. Basic Connections

With this control loop, quiescent current will be nearly constant with temperature. Since this differs from the temperature-dependent behavior of the internal current source, other temperature-dependent behavior may differ from that shown in the Typical Characteristics. The circuit of Figure 45 will control the  $I_Q$  of the OTA section of the OPA860 somewhat more accurately than with a fixed external resistor,  $R_Q$ . Otherwise, there is no fundamental advantage to using this more complex biasing circuitry. It does, however, demonstrate the possibility of signal-controlled quiescent current. This capability may suggest other possibilities such as AGC, dynamic control of AC behavior, or VCO.

## BASIC APPLICATIONS CIRCUITS

Most applications circuits for the OTA section consist of a few basic types, which are best understood by analogy to a transistor. Used in voltage-mode, the OTA section can operate in three basic operating states—common emitter, common base, and common collector. In the current-mode, the OTA can be useful for analog computation such as current amplifier, current differentiator, current integrator, and current summer.


## Common-E Amplifier or Forward Amplifier

Figure 47 compares the common-emitter configuration for a BJT with the common-E amplifier for the OTA section. There are several advantages in using the OTA section in place of a BJT in this configuration. Notably, the OTA does not require any biasing, and the transconductance gain remains constant over temperature. The output offset voltage is close to 0, compared with several volts for the common-emitter amplifier.

The gain is set in a similar manner as for the BJT equivalent with Equation 1:

$$G = \frac{R_L}{\frac{1}{g_m} + R_E} \quad (1)$$

Just as transistor circuits often use emitter degeneration, OTA circuits may also use degeneration. This option can be used to reduce the effects that offset voltage and offset current might otherwise have on the DC operating point of the OTA. The E-degeneration resistor may be bypassed with a large capacitor to maintain high AC gain. Other circumstances may suggest a smaller value capacitor used to extend or optimize high-frequency performance.




**Figure 47. Common-Emitter vs Common-E Amplifier**

The transconductance of the OTA with degeneration can be calculated by Equation 2:


$$g_{m\_deg} = \frac{1}{\frac{1}{g_m} + R_E} \tag{2}$$

A positive voltage at the B-input, pin 3, causes a positive current to flow out of the C-input, pin 8. Figure 47b shows an amplifier connection of the OTA, the equivalent of a common-emitter transistor amplifier. Input and output can be ground-referenced without any biasing. The amplifier is noninverting because of the sense of the output current.

The forward amplifier shown in Figure 48 and Figure 49 corresponds to one of the basic circuits used to characterize the OPA860. Extended characterization of this topology appears in the *Typical Characteristics* section of this data sheet.



**Figure 48. Forward Amplifier Configuration and Test Circuit**



**Figure 49. Forward Amplifier Design Equations**



### Common-C Amplifier

Figure 50b shows the OTA connected as an E-follower—a voltage buffer. It is interesting to notice that the larger the  $R_E$  resistor, the closer to unity gain the buffer will be. If the OTA section is to be used as a buffer, use  $R_E \geq 500\Omega$  for best results. For the OTA section used as a buffer, the gain is given by Equation 3:

$$G = \frac{1}{1 + \frac{1}{g_m \times R_E}} \approx 1 \quad (3)$$




Figure 50. Common-Collector vs Common-C Amplifier

A low value resistor in series with the B OTA and buffer inputs is recommended. This resistor helps isolate trace parasitic from the inputs, reduces any tendency to oscillate, and controls frequency response peaking. Typical resistor values are from 25Ω to 200Ω.

### Common-B Amplifier

Figure 51 shows the Common-B amplifier. This configuration produces an inverting gain and a low impedance input. Equation 4 shows the gain for this configuration.

$$G = \frac{R_L}{R_E + \frac{1}{g_m}} \approx - \frac{R_L}{R_E} \quad (4)$$

This low impedance can be converted to a high impedance by inserting the buffer amplifier in series.

### Current-Mode Analog Computations

As mentioned earlier, the OTA section of the OPA860 can be used advantageously for analog computation. Among the application possibilities are functionality as a current amplifier, current differentiator, current integrator, current summer, and weighted current summer. Table 1 lists these different uses with the associated transfer functions.

These functions can easily be combined to form active filters. Some examples using these current-mode functions are shown later in this document.

### OPA860 APPLICATIONS

The OPA860 is comprised of both the OTA section and the Buffer section. This applications information focuses more on using both sections together to form various useful amplifiers. A more thorough description of the OTA section in filter applications can be found in the OPA861 data sheet, available for download at [www.ti.com](http://www.ti.com).




Figure 51. Common-Base Transistor vs Common-B OTA

**Direct Feedback Amplifier**

The direct feedback amplifier (shown in [Figure 53](#)) topology has been used to characterize the OPA860. Extended characterization of this topology appears in the *Typical Characteristics* section of this data sheet. This topology is obtained by closing the loop between the C-output and the E-input of the common-E topology, and then buffered.

The gain for this topology is given by [Equation 5](#):

$$G = \frac{\frac{R_3}{2} + R_5}{R_5 + \frac{1}{2 \times g_m}} \approx 1 + \frac{R_3}{2R_5} \tag{5}$$

**Table 1. Current-Mode Analog Computation Using the OTA Section**

FUNCTIONAL ELEMENT	TRANSFER FUNCTION	IMPLEMENTATION WITH THE OTA SECTION
Current Amplifier	$I_{OUT} = \frac{R_1}{R_2} \times I_{IN}$	
Current Integrator	$I_{OUT} = \frac{1}{C \times R} \int I_{IN} dt$	
Current Summer	$I_{OUT} = - \sum_{j=1}^n I_j$	
Weighted Current Summer	$I_{OUT} = - \sum_{j=1}^n I_j \times \frac{R_j}{R}$	

### Current-Feedback Amplifier

Building a current-feedback amplifier with the OPA860 is extremely simple. One advantage of building a current-feedback amplifier with the OPA860 instead of getting an off-the-shelf current-feedback amplifier is the control gained on the bandwidth through the use of external capacitors. Figure 54 shows a typical circuit for the OPA860 in a noninverting current-feedback amplifier configuration. Input and output parasitic capacitances are shown.  $R_1$  is the output impedance of the C-output of the OTA section.  $C_1$  is the output parasitic capacitance on the C-output pin of the OTA-section.  $C_2$  is the input parasitic capacitance for the input of the Buffer section. As shown in Equation 6, the poles formed by  $R_1$ ,  $C_1$ ,  $R_2$ , and  $C_2$  control the frequency response. The frequency response in this configuration is shown in Figure 52. Setting an external capacitor on the C-output to ground allows adjusting the bandwidth.

$$\frac{V_{OUT}}{V_{IN}} = \frac{\alpha \left(1 + \frac{R_F}{R_G}\right)}{1 + \left(1 + \frac{R_F}{R_G}\right) \times \frac{1}{g_m \times R_1} \times [1 + s(R_1 C_1 + R_1 C_2 + R_2 C_2) + s^2 R_1 C_1 C_2]} \quad (6)$$

Note that both peaking and bandwidth can be adjusted by changing the feedback resistance,  $R_F$ .

### Control-Loop Amplifier

A new type of control loop amplifier for fast and precise control circuits can be designed with the OPA860. The circuit of Figure 55 shows a series connection of two voltage control current sources that have an integral (and at higher frequencies, a proportional) behavior versus frequency. The control

loop amplifiers show an integrator behavior from DC to the frequency, represented by the RC time constant of the network from the C-output to GND. Above this frequency, they operate as an amp with constant gain. The series connection increases the overall gain to about 110dB and thus minimizes the control loop deviation. The differential configuration at the inputs enables one to apply the measured output signal and the reference voltage to two identical high-impedance inputs. The output buffer decouples the C-output of the second OTA in order to insure the AC performance and to drive subsequent output stages.




Figure 52. Current-Feedback Architecture Frequency Response




Figure 53. Direct Feedback Amplifier Specification and Test Circuit




Figure 54. OPA860 Used in a Noninverting Current-Feedback Architecture




Figure 55. Control-Loop Amplifier Using Two OPA860s

### DC-Restore Circuit

The OPA860 can be used advantageously with an operational amplifier, here the OPA820, as a DC-restore circuit. Figure 56 illustrates this design. Depending on the collector current of the transconductance amplifier (OTA) of the OPA860, a switching function is realized with the diodes  $D_1$  and  $D_2$ .

When the C-output is sourcing current, the capacitor  $C_1$  is being charged. When the C-output is sinking current,  $D_1$  is turned off and  $D_2$  is turned on, letting the voltage across  $C_1$  be discharged through  $R_2$ .

The condition to charge  $C_1$  is set by the voltage difference between  $V_{REF}$  and  $V_{OUT}$ . For the OTA C-output to source current,  $V_{REF}$  has to be greater than  $V_{OUT}$ . The rate of charge of  $C_1$  is set by both  $R_1$  and  $C_1$ . The discharge rate is given by  $R_2$  and  $C_1$ .

### Comparator

An interesting and also cost-effective circuit solution using the OPA860 as a low-jitter comparator is shown in Figure 57. At the same time, this circuit uses a positive and negative feedback. The input is connected to the inverting E-input. The output signal is applied in a direct feedback over the two antiparallel, connected gallium-arsenide diodes back to the emitter. A second feedback path over the RC combination to the base, which is a positive feedback, accelerates the output voltage change when the input voltage crosses the threshold voltage. The output voltage is limited to the threshold voltage of the back-to-back diodes.




Figure 56. DC Restorer Circuit




Figure 57. Comparator (Low Jitter)

**Integrator for ns-Pulse**

One very interesting application using the OPA860 in physical measurement technology is an open-loop ns-integrator (shown in Figure 58) which can process pulses with an amplitude of ±2.5V, have a rise/fall time of as little as 2ns, and also have a pulse width of more than 8ns. The voltage-controlled current source charges the integration capacitor linearly according to Equation 7:

$$V_C = V_{BE} \times g_m \times \frac{t}{C} \tag{7}$$

Where:

- $V_C$  = Voltage At Pin 8
- $V_{BE}$  = Base-Emitter Voltage
- $g_m$  = Transconductance
- $t$  = Time
- $C$  = Integration Capacitance

The output voltage is the time integral of the input voltage. It can be calculated from Equation 8:

$$V_O = \frac{g_m}{C} \int_0^T V_{BE} dt \tag{8}$$

Where:

- $V_O$  = Output Voltage
- $T$  = Integration Time
- $C$  = Integration Capacitance




Figure 58. Integrator for ns-Pulses

### Video Luminance Matrix

The inverting amplifier in Figure 59 amplifies the three input voltages that correspond to the luminance section of the RGB color signal. Different feedback resistances weight the voltages differently, resulting in an output voltage consisting of 30% of the red, 59% of the green, and 11% of the blue section of the input voltage. The way in which the signal is weighted corresponds to the transformation equation for converting RGB pictures into B/W pictures. The output signal is the black/white replay. It might drive a monochrome control monitor or an analog printer (hardcopy output).




Figure 59. Video Luminance Matrix

### State-Variable Filters

The ability of the OPA860 to easily drive a capacitor can be put to good use in implementing state-variable filters. A state-variable filter, or KHN filter, can be represented with integrators and coefficients. For example, the filter represented in the block diagram of Figure 60 can easily be implemented with two OPA860s, as shown in Figure 61.




Figure 60. State Variable Filter Block Diagram




Figure 61. State Variable Filter Using the OPA860

The transfer function is then:

$$H(s) = \frac{a_0}{s^2 + C_1s + C_0} = -\frac{R_1}{R_V} \times \frac{1}{1 + sC_2 \frac{R_1 \times R_2}{R_3} + s^2 C_1 C_2 R_1 R_2} \quad (9)$$

$$\omega_0 = \frac{1}{\sqrt{C_1 C_2 R_1 R_2}} \quad (10)$$

$$Q = \sqrt{\frac{C_1}{C_2}} \times \frac{R_3}{\sqrt{R_1 R_2}} \quad (11)$$

**DESIGN-IN TOOLS**

**DEMONSTRATION BOARDS**

A printed circuit board (PCB) is available to assist in the initial evaluation of circuit performance using the OPA860. This module is available free, as an unpopulated PCB delivered with descriptive documentation. The summary information for the board is shown below:

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA860ID	SO-8	DEM-OTA-SO-1A	SBOU035A


The board can be requested on Texas Instruments web site ([www.ti.com](http://www.ti.com)).

**MACROMODELS AND APPLICATIONS SUPPORT**

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This principle is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA860 is available through the Texas Instruments web page ([www.ti.com](http://www.ti.com)). These models do a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion. These models do not attempt to distinguish between the package types in their small-signal AC performance.

**NOISE PERFORMANCE**

The OTA noise model consists of three elements: a voltage noise on the B-input; a current noise on the B-input; and a current noise on the E-input. Figure 62 shows the OTA noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or pA/√Hz.




**Figure 62. OTA Noise Analysis Model**

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 12 shows the general form for the output noise voltage using the terms shown in Figure 62.

$$e_o = \sqrt{\left[ e_n^2 + (R_s i_{bn})^2 + 4kTR_s \right] \left[ \frac{R_L}{R_G + \frac{1}{g_m}} \right]^2 + \left[ (R_G i_{bi})^2 + 4kTR_G \right] \frac{R_L}{g_m}} \tag{12}$$

For the buffer, the noise model is shown in Figure 63. Equation 13 shows the general form for the output noise voltage using the terms shown in Figure 63.



**Figure 63. Buffer Noise Analysis Model**

$$e_o = \sqrt{e_n^2 + (i_n R_s)^2 + 4kTR_s} \tag{13}$$

**THERMAL ANALYSIS**

Due to the high output power capability of the OPA860, heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed +150°C.

Operating junction temperature ( $T_J$ ) is given by  $T_A + P_D \times \theta_{JA}$ . The total internal power dissipation ( $P_D$ ) is the sum of quiescent power ( $P_{DQ}$ ) and additional power dissipated in the output stage ( $P_{DL}$ ) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies). Under this condition,  $P_{DL} = V_S^2 / (4 \times R_L)$  where  $R_L$  includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.



As a worst-case example, compute the maximum  $T_J$  using an OPA860ID in the circuit of [Figure 53](#) operating at the maximum specified ambient temperature of +85°C and driving a grounded 20Ω load.

$$P_D = 10V \times 11.2mA + 5^2/(4 \times 20\Omega) = 424mW$$

$$\text{Maximum } T_J = +85^\circ\text{C} + (0.43W \times 125^\circ\text{C}/W) = 139^\circ\text{C}.$$

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower tested junction temperatures. The highest possible internal dissipation will occur if the load requires current to be forced into the output for positive output voltages or sourced from the output for negative output voltages. This puts a high current through a large internal voltage drop in the output transistors. The [output V-I plot](#) shown in the Typical Characteristics includes a boundary for 1W maximum internal power dissipation under these conditions.

## BOARD LAYOUT GUIDELINES

Achieving optimum performance with a high-frequency amplifier like the OPA860 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

**a) Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

**b) Minimize the distance** (< 0.25") from the power-supply pins to high-frequency 0.1μF decoupling capacitors. At the device pins, the ground and power-plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. An optional supply decoupling capacitor (0.1μF) across the two power

supplies (for bipolar operation) will improve 2nd-harmonic distortion performance. Larger (2.2μF to 6.8μF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.


**c) Careful selection and placement of external components will preserve the high-frequency performance of the OPA860.** Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition, axially-leaded resistors can also provide good high-frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wirewound type resistors in a high-frequency application.

**d) Connections to other wideband devices** on the board may be made with short, direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. If a long trace is required at the buffer output, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots.

**e) Socketing a high-speed part like the OPA860 is not recommended.** The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that makes it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA860 onto the board.

## INPUT AND ESD PROTECTION

The OPA860 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the [Absolute Maximum Ratings](#) table. All device pins are protected with internal ESD protection diodes to the power supplies as shown in [Figure 64](#).



**Figure 64. Internal ESD Protection**

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with  $\pm 15V$  supply parts driving into the OPA860), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (June 2006) to Revision C</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Changed storage temperature range rating in <a href="#">Absolute Maximum Ratings</a> table from –40°C to +125°C to –65°C to +125°C ..... <b>2</b></li> </ul>	
<b>Changes from Revision A (January 2006) to Revision B</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Changed <a href="#">Figure 49</a>—corrected equations ..... <b>16</b></li> <li>• Changed <a href="#">Figure 58</a>—corrected resistor value ..... <b>22</b></li> </ul>	

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA860ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 860	<a href="#">Samples</a>
OPA860IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 860	<a href="#">Samples</a>
OPA860IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 860	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**



**TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA860IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA860IDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.  
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.  
 E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.