1 Features

- Operating Power-Supply Voltage Range of 3 V to 12 V
- Supports Bidirectional Data Transfer of I²C Bus Signals
- Allows Bus Capacitance of 400 pF on Main I²C Bus (Sx/Sy Side) and 3000 pF on Transmission Side (Lx/Ly Side)
- Dual Bidirectional Unity-Voltage-Gain Buffer With No External Directional Control Required
- Drives 10× Lower-Impedance Bus Wiring for Improved Noise Immunity
- Multi-Drop Distribution of I²C Signals Using Low-Cost Twisted-Pair Cables
- I²C Bus Operation Over 50 Meters of Twisted-Pair Wire
- Latch-up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2500-V Human-Body Model (A114-A)
  - 400-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

2 Applications

- HDMI DDC
- Long I²C Communications
- Industrial Communications

3 Description

The P82B715 is a device for buffering highly-capacitive I²C bus systems, and it supports bidirectional data transfer through the I²C bus. The P82B715 buffers both the serial data (SDA) and serial clock (SCL) signals on the I²C bus and allows for extension of the I²C bus, while retaining all the operating modes and features of the I²C system.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82B715</td>
<td>SOIC (8)</td>
<td>4.90 mm × 3.91 mm</td>
</tr>
<tr>
<td></td>
<td>PDIP (8)</td>
<td>9.81 mm × 6.35 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram

```
+-----------------+      +-----------------+
|                 |      |                 |
|                 |      |                 |
|     P82B715     |      |     Buffer      |
|                 |      |                 |
|                 |      |                 |
+-----------------+      +-----------------+
| Sx/SDA          |      | Lx/LDA          |
|                 |      |                 |
|                 |      |                 |
|                 |      |                 |
| Sy/SCL          |      | Ly/LCL          |
+-----------------+      +-----------------+
          |      | GND             |
```

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
Table of Contents

1 Features .................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History ..................................................... 2
5 Pin Configuration and Functions ............................... 3
6 Specifications ......................................................... 4
   6.1 Absolute Maximum Ratings ................................ 4
   6.2 ESD Ratings ....................................................... 4
   6.3 Recommended Operating Conditions ................... 4
   6.4 Thermal Information .......................................... 4
   6.5 Electrical Characteristics .................................... 5
   6.6 Switching Characteristics .................................... 5
   6.7 Typical Characteristics ....................................... 6
7 Parameter Measurement Information ....................... 6
8 Detailed Description .............................................. 7
   8.1 Overview ......................................................... 7
   8.2 Functional Block Diagram ................................... 7
   8.3 Feature Description .......................................... 7
   8.4 Device Functional Modes .................................... 8
9 Application and Implementation ............................... 9
   9.1 Application Information ...................................... 9
   9.2 Typical Application ............................................ 9
10 Power Supply Recommendations ............................ 13
11 Layout ................................................................. 13
   11.1 Layout Guidelines ........................................... 13
   11.2 Layout Example ............................................... 13
12 Device and Documentation Support ......................... 14
   12.1 Community Resource ....................................... 14
   12.2 Trademarks ..................................................... 14
   12.3 Electrostatic Discharge Caution ......................... 14
   12.4 Glossary ....................................................... 14
13 Mechanical, Packaging, and Orderable Information .... 14

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2008) to Revision B  Page

• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ................................................................. 1
5 Pin Configuration and Functions

### P Package
8-Pin PDIP
Top View

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC</td>
<td>No connection</td>
</tr>
<tr>
<td>2</td>
<td>Lx</td>
<td>Buffered serial data bus or LDA</td>
</tr>
<tr>
<td>3</td>
<td>Sx</td>
<td>Serial data bus or SDA. Connect to $V_{CC}$ of I$^2$C master through a pullup resistor.</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>No connection</td>
</tr>
<tr>
<td>6</td>
<td>Sy</td>
<td>Serial clock bus or SCL. Connect to $V_{CC}$ of I$^2$C master through a pullup resistor.</td>
</tr>
<tr>
<td>7</td>
<td>Ly</td>
<td>Buffered serial clock bus or LCL</td>
</tr>
<tr>
<td>8</td>
<td>$V_{CC}$</td>
<td>Supply voltage</td>
</tr>
</tbody>
</table>

### D Package
8-Pin SOIC
Top View

NC – No internal connection
6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} ) Supply voltage</td>
<td>(-0.3)</td>
<td>12</td>
<td>V</td>
</tr>
<tr>
<td>( V_b ) I(_P) bus voltage</td>
<td>Sx or Sy</td>
<td>0</td>
<td>( V_{CC} )</td>
</tr>
<tr>
<td></td>
<td>Buffered bus voltage</td>
<td>Lx or Ly</td>
<td>0</td>
</tr>
<tr>
<td>( I_O ) Continuous output current</td>
<td>Sx or Sy</td>
<td>60</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Lx or Ly</td>
<td>60</td>
<td>mA</td>
</tr>
<tr>
<td>( I_{CC} ) Continuous current through ( V_{CC} ) or GND</td>
<td>60</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( T_{stg} ) Storage temperature</td>
<td>(-55)</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th></th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{(ESD)} ) Electrostatic discharge</td>
<td>Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(^{(1)})</td>
<td>±2500</td>
</tr>
<tr>
<td></td>
<td>Charged-device model (CDM), per JEDEC specification JESD22-C101(^{(2)})</td>
<td>±1000</td>
</tr>
<tr>
<td></td>
<td>Machine model (MM)</td>
<td>±400</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} ) Supply voltage(^{(1)})</td>
<td>4.5</td>
<td>12</td>
<td>V</td>
</tr>
<tr>
<td>( T_A ) Operating free-air temperature</td>
<td>(-40)</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Operation with reduced performance is possible down to 3 V. Typical static sinking performance is not degraded at 3 V, but the dynamic sink currents while the output is being driven through \( V_{CC}/2 \) are reduced and can increase fall times. Timing-critical designs should accommodate the specified minimums.

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>P82B715</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>D (SOIC) 8 PINS</td>
<td>48.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>P (PDIP) 8 PINS</td>
<td>48.9</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>SOIC 8 PINS</th>
<th>°C/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction-to-ambient thermal resistance</td>
<td>105.3</td>
<td></td>
</tr>
<tr>
<td>Junction-to-case (top) thermal resistance</td>
<td>51.1</td>
<td></td>
</tr>
<tr>
<td>Junction-to-board thermal resistance</td>
<td>46.2</td>
<td></td>
</tr>
<tr>
<td>Junction-to-top characterization parameter</td>
<td>8.5</td>
<td></td>
</tr>
<tr>
<td>Junction-to-board characterization parameter</td>
<td>45.6</td>
<td></td>
</tr>
<tr>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
6.5 Electrical Characteristics

$V_{CC} = 5\, V$, $T_A = 25^\circ C$, voltages are specified with respect to GND (unless otherwise specified).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{CC}$ Quiescent supply current</td>
<td>$V_{CC} = 5, V$, $V_{CC} = 12, V$</td>
<td>14</td>
<td>15</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{IOS}$ Output sink current on $I^2C$ bus</td>
<td>$V_{CC} &gt; 3, V$, $V_{Sx}, V_{Sy}$ (low) = 0.4 $V$, $V_{Lx}, V_{Ly}$ (low) = 0.3 $V$, $I_{Lx}, I_{Ly} = -3, mA^{(1)}$</td>
<td>2.6</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{IOL}$ Output sink current on buffered bus</td>
<td>$V_{CC} &gt; 3, V$, $V_{Sx}, V_{Sy}$ (low) = 0.3 $V$, $I_{Lx}, I_{Ly} = -3, mA^{(1)}$</td>
<td>30</td>
<td>24</td>
<td>24</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{I}$ Input current from $I^2C$ bus</td>
<td>$V_{CC} &gt; 3, V$, $I_{Lx}, I_{Ly}$ sink on buffered bus = 30 $mA$</td>
<td>$-3.2$</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Leakage current on buffered bus</td>
<td>$V_{CC} = 3, V$ to 12 $V$, $V_{Sx}, V_{Sy}$ sinking on $I^2C$ bus = 3 $mA^{(1)}$</td>
<td>$-3$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$Z_{in}/Z_{out}$ Input/output impedance</td>
<td>$V_{Sx} &lt; V_{Lx}$, Buffer is active</td>
<td>8</td>
<td>10</td>
<td>13</td>
<td></td>
</tr>
</tbody>
</table>

(1) Buffer is passive in this test. The Sx/Sy sink current flows through an internal resistor to the driver connected at the Lx/Ly I/O.

6.6 Switching Characteristics

$V_{CC} = 5\, V$, $T_A = 25^\circ C$, no capacitive loads, voltages are specified with respect to GND (unless otherwise specified).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>FROM (INPUT)</th>
<th>TO (OUTPUT)</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buffer delay times</td>
<td>Delay to $V_{Lx}$ voltage crossing $V_{CC}/2$ for input drive current step $I_{Sx}$ at $Sx^{(1)}$ (see Figure 2)</td>
<td>$R_{Lx}$ pullup = 270 $\Omega$</td>
<td>$I_{Sx}$</td>
<td>$V_{Lx}$</td>
<td>$V_{Ly}$</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>Buffer delay time, switching edges between $V_{Lx}$ input and $V_{Sx}$ output $^{(2)}$</td>
<td>$R_{Lx}$ pullup = 4700 $\Omega$</td>
<td>$V_{Lx}$</td>
<td>$V_{Ly}$</td>
<td></td>
<td>$V_{Sx}$</td>
<td>$V_{Sy}$</td>
<td>0</td>
</tr>
</tbody>
</table>

(1) A conventional input-output delay is not observed in the Sx/Lx voltage waveforms, because the input and output pins are internally tied with a 30-$\Omega$ resistor so they show equal logic voltage levels to within 100 $mV$. When connected in an $I^2C$ system, an Sx/Sy input pin cannot rise/fall until the buffered bus load at the output pin has been driven by the internal amplifier. This test measures the bus propagation delay caused to falling or rising voltages at the Lx/Ly output (as well as the Sx/Sy input) by the amplifier’s response time. The figure given is measured with a drive current as shown in Figure 2. Because this is a dynamic bus test in which a corresponding bus driving IC has an output voltage well above 0.4 $V$, 6 $mA$ is used instead of the static 3 $mA$.

(2) The signal path Lx to Sx and Ly to Sy is passive through the internal 30-$\Omega$ resistor. There is no amplifier involved and essentially no signal propagation delay.
6.7 Typical Characteristics

![Graph showing typical VOL of Lx/Ly](image)

**Figure 1. Typical\( V_{OL} \) of Lx/Ly (R\( _{PU} \) on Sx = 4.7 k\( \Omega \), T\( _A \) = 25 °C, V\( _{SX} \) = 0 V)**

7 Parameter Measurement Information

![Test Circuit for Delay Times](image)

**Figure 2. Test Circuit for Delay Times**
8 Detailed Description

8.1 Overview
The I²C bus capacitance limit of 400 pF restricts practical communication distances to a few meters. One of the advantages of the P82B715 is that it can isolate bus capacitance such that the total loading (devices, connectors, traces and wires) of the new bus or remote I²C nodes are not apparent to other I²C buses (or nodes). This is achieved by using one P82B715 device at each end of a long cable. The pin Lx of one P82B715 device must be connected to Lx of the second P82B715 (similarly for Ly). This allows the total system capacitance load to be around 3000 pF. The P82B715 uses unidirectional analog current amplification to increase the current sink capability of I²C chips to change the 400-pF I²C bus specification limit into a 3-nF bus wiring capacitance limit. That means longer cables or lower-cost general-purpose wiring may be used to connect two separate I²C-based systems, without worrying about the special voltage levels associated with other I²C bus buffers.

Multiple P82B715s can be connected together in a star or multipoint architecture by their Lx/Ly ports, without limit, as long as the total capacitance of the system remains less than about 3000 pF (400 pF or less when referenced to any Sx/Sy connection). In that arrangement, the master and/or slave devices are attached to the Sx/Sy port of each P82B715. In normal use, the power-supply voltages at each end of the low-impedance buffered bus line should be the same. If these differ by a significant amount, noise margin is sacrificed.

Two or more Sx or Sy I/Os can be interconnected and are also fully compatible with bus buffers that use voltage-level offsets (such as the TCA9517) because it duplicates and transmits the offset voltage.

8.2 Functional Block Diagram

8.3 Feature Description
8.3.1 Sx and Sy
The I²C pins (Sx and Sy) are designed to interface with a normal I²C bus. The maximum I²C bus supply voltage is 12 V. The Sx and Sy pins contain identical circuitry and can be used interchangeably as SCL or SDA.

8.3.2 Lx and Ly
The Lx and Ly pins are designed to interface with the high capacitance bus. This port of the device features circuitry to assist in sinking large amounts of currents required to operate a large capacitance bus at high speeds. More on this circuitry can be found in Lx/Ly Buffered Bus Circuitry.

8.3.3 Lx/Ly Buffered Bus Circuitry
On the special low-impedance or buffered-line side, the corresponding output becomes the LDA data line or LCL clock line. The P82B715 provides current amplification from its I²C bus to its low impedance or buffered bus. Whenever current is flowing out of Sx into an I²C chip driving the I²C bus low, its amplifier sinks ten times that current into Lx, to drive the buffered bus low (see Figure 3). To minimize interference and ensure stability, the current rise and fall times of the Lx drive amplifier are internally controlled. The P82B715 does not amplify signal...
**Feature Description (continued)**

Currents flowing into Sx on the I²C bus driven by currents flowing out of Lx on the buffered side. A buffered bus logic low signal at Lx passes through the internal 30-Ω resistor to drive the I²C bus low. This signal current amplification, dependent on its direction, preserves the multi-master bidirectional open-collector/open-drain characteristic of any connected I²C bus lines and the new low-impedance bus. Bus logic-signal voltage levels are clamped at \((V_{CC} + 0.7\,\text{V})\) but, otherwise, are independent of the supply voltage, \(V_{CC}\).

![Figure 3. Equivalent Circuit (One-Half of P82B715)](image)

**8.4 Device Functional Modes**

The P82B715 has two modes when powered, which depend on the state of the I²C bus.

**8.4.1 Idle Bus**

When the I²C bus is idle and high, little or no current flows through the device. In this case, the Lx/Ly buffer is not turned on.

**8.4.2 Active-Low Bus**

When a device connected to the Sx / Sy side of the device is transmitting a 0, a large amount of current will flow through the P82B715, which activates the internal pulldown to assist with the large capacitance.
9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The P82B715 can operate with a supply voltage from 3 V to 12 V, but the logic-signal levels at Sx/Lx are independent of the supply voltage. They remain at the levels presented to the chip by the attached devices. The maximum static I²C bus sink current, 3 mA, flowing in either direction in the internal current sense resistor, causes a difference less than 100 mV in the bus logic low levels at Sx and Lx. This makes P82B715 fully compatible with all logic signal drivers, including TTL. The P82B715 cannot modify the bus logic signal voltage levels, but it contains internal diodes connected between Lx/Sx and Vcc that conduct and limit the logic signal swing if the applied logic levels would have exceeded the supply voltage by more than 0.7 V.

In normal applications, external pullup resistors pull the connected buses up to the desired voltage high level. Usually this is the supply voltage, Vcc, but for very low logic voltages, it is necessary to use a Vcc of at least 3.3 V and preferably higher. Note that full performance over temperature is ensured only from 4.5 V. Specification deratings apply when its supply voltage is reduced below 4.5 V. The absolute minimum Vcc is 3 V.

9.2 Typical Application

By using two (or more) P82B715 devices, a subsystem can be built that retains the interface characteristics of a normal I²C device so that the subsystem may be included in, or added to, any I²C or related system.

The subsystem features a low-impedance or buffered bus capable of driving large wiring capacitance (see Figure 4).

![Figure 4. Minimum Subsystem Diagram](image)

9.2.1 Design Requirements

Table 1 lists the design parameters for this example.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>DESCRIPTION</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>Supply Voltage</td>
<td>3.3 V</td>
</tr>
<tr>
<td>CLx</td>
<td>Capacitance on the Lx / Ly bus</td>
<td>3000 µF</td>
</tr>
<tr>
<td>RPUSx</td>
<td>Pullup resistor for the Sx / Sy bus</td>
<td>4700 Ω</td>
</tr>
<tr>
<td>RPULx</td>
<td>Pullup resistor for the Lx / Ly bus</td>
<td>330 Ω</td>
</tr>
</tbody>
</table>
9.2.2 Detailed Design Procedure

9.2.2.1 \( \text{I}^2 \text{C} \) Systems

As in standard \( \text{I}^2 \text{C} \) systems, pullup resistors are required to provide the logic high levels on the buffered bus, as the standard open-collector configuration is retained. The size and number of pullup resistors depends on the system.

If P82B715 devices are to be permanently connected into a system, the circuit may be configured with only one pullup resistor on the buffered bus and none on the \( \text{I}^2 \text{C} \) buses, but the system design is simplified, and performance is improved by fitting separate pullups on each section of the bus. When a subsystem using P82B715 may be optionally connected to an existing \( \text{I}^2 \text{C} \) system that already has a pullup, the effects of the subsystem pullups acting in parallel with the existing \( \text{I}^2 \text{C} \) bus pullup must be considered.

9.2.2.2 Pullup Resistance Calculation

When calculating the pullup resistance values, the gain of the buffer introduces scaling factors that must be applied to the system components. In practical systems, the pullup resistance value is calculated to meet the rise time limit for \( \text{I}^2 \text{C} \) systems. As an approximation, this limit is satisfied in a 100-kHz system if the time constant of the total system (product of the net resistance and net capacitance) is set to 1 µs or less.

In systems using the P82B715, it is convenient to set the total system time constant by considering each bus node separately (that is, the \( \text{I}^2 \text{C} \) nodes and the buffered bus node) and selecting a separate pullup resistor for each node to provide time constants of less than 1 µs. If each node complies then the system requirement is also met.

This arrangement, using multiple pullups as shown in Figure 5, provides the best system performance and allows stand-alone operation of individual \( \text{I}^2 \text{C} \) buses if parts of the extended system are disconnected or reconnected.

For each bus section, the pullup resistor is calculated as:

\[
R = \frac{1 \, \mu\text{s}}{(C_{\text{device}} + C_{\text{wiring}})}
\]

where

- \( C_{\text{device}} = \) Sum of any connected device capacitances
- \( C_{\text{wiring}} = \) Total wiring and stray capacitance on the bus section

The 1 µs is an approximation with a safety factor to the theoretical time constant necessary to meet the specified 1-µs bus rise-time specification in a system with variable logic thresholds, where the CMOS limits of 30% and 70% of \( V_{\text{CC}} \) apply. The calculated value is 1.18 µs.

If these capacitances cannot be measured or calculated, an approximation can be made by assuming that each device presents 10 pF of load capacitance and 10 pF of trace capacitance, and that cables range from 50 pF to 100 pF per meter.

![Figure 5. Single Pullup Buffered Bus](image)

If only a single pullup is used, it must be placed on the buffered bus (as R2 in Figure 5) and the associated total system capacitance calculated by combining the individual bus capacitances into an equivalent capacitive loading on the buffered bus.
This equivalent capacitance is the sum of the capacitance on the buffered bus plus ten times the sum of the capacitances on all the connected I²C nodes. The calculated value should not exceed 4 nF. The single buffered bus pullup resistor is then calculated to achieve the 1-μs rise time, and it provides the pullup for the buffered bus and for all other connected I²C bus nodes included in the calculation.

9.2.2.3 Calculating Bus Drive Currents

Figure 5 shows three P82B715 devices connected to a common buffered bus. The associated bus capacitances are omitted for clarity, but assume the resistors have been selected to give R-C products of less than 1 μs so the bus rise-time requirement is satisfied. An I²C device connected at I²C 1 and holding the SDA bus low must sink the current flowing in its local pullup R1, plus, with assistance from the P82B715, the currents in R2, R3, and R4. Because the resistors R3 and R4 act to pull the bus nodes I²C 2 and I²C 3 and their corresponding Sx pins to a voltage higher than the voltage at the Lx pins, their buffer amplifiers are inactive. The SDA at Sx of I²C 2 and I²C 3 is pulled low by the low at Lx through the internal 30-Ω resistor that links Lx to Sx. So the effective current that must be sunk by the P82B715 buffer on I²C 1 at its Lx pin is the sum of the currents in R2, R3, and R4. The Sx current that must be sunk by an I²C device at I²C 1 due to the buffer gain action is 1/10 of the Lx current. So the effective pullup determining the current to be sunk by an I²C device at I²C 1 is R1 in parallel with resistors ten times the values of R2, R3, and R4. If R1 = R3 = R4 = 10 kΩ, and R2 = 1 kΩ, the effective pullup load at I²C 1 is 10 kΩ||10 kΩ||100 kΩ||100 kΩ = 4.55 kΩ.

The same calculation applies for I²C 2 or I²C 3.

To calculate the current sunk by the Lx pin of the buffer at I²C 1, note that the current in R1 is sunk directly by the device at I²C 1. The buffer, therefore, sinks only the currents flowing in R2, R3, and R4, so the effective pullup is R2 in parallel with R3 and R4.

In this example that is 1 kΩ||10 kΩ||10 kΩ = 833 Ω. For a 5.5-V supply and 0.4-V low, the buffer is sinking 16.3 mA.

The P82B715 has a static sink rating of 30 mA at Lx. The requirement is that the pullup on the buffered bus, in parallel with all other pullups that it is indirectly pulling low on Sx pins of other P82B715 devices, does not cause this 30-mA limit to be exceeded.

The minimum pullup resistance in a 5-V ± 10% system is 170 Ω.

The general requirement is:

\[(V_{CC}(\text{max}) - 0.4)/R_p < 30 \text{ mA}\]

where

- \( R_p = \) Parallel combination of all pullup resistors driven by the Lx pin of the P82B715

Figure 6 shows calculations for an expanded I²C bus with 3 nF of cable capacitance.
9.2.3 Application Curve

Figure 6. Typical Loading Calculations

Figure 7. Voltage On Bus (3000 pF on Lx/Ly With $R_{PU} = 330 \, \Omega$)
10 Power Supply Recommendations

The P82B715 power supply requirements can be seen in the Recommended Operating Conditions. Note that the P82B715 can operate down to 3 V, but at reduced performance.

11 Layout

11.1 Layout Guidelines

General layout best practices are recommended. It is common to have a dedicated ground plane on an inner layer of the board, and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours, and multiple vias.

Bypass and decoupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch (typically 1 μF), and a smaller capacitor (typically 0.1 μF) to filter out high-frequency ripple.

11.2 Layout Example

\[ \text{\(\text{\(\bigcirc\)}\)} = \text{VIA to ground plane} \]

![Layout Diagram](image)

Figure 8. D Package Example Layout
12 Device and Documentation Support

12.1 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks
E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary
**SLYZ022 — TI Glossary.**
This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp (6)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82B715D</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>PG715</td>
<td>Samples</td>
</tr>
<tr>
<td>P82B715DG4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>PG715</td>
<td>Samples</td>
</tr>
<tr>
<td>P82B715DR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>PG715</td>
<td>Samples</td>
</tr>
<tr>
<td>P82B715DRG4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>PG715</td>
<td>Samples</td>
</tr>
<tr>
<td>P82B715P</td>
<td>ACTIVE</td>
<td>PDIP</td>
<td>P</td>
<td>8</td>
<td>50</td>
<td>Pb-Free (RoHS)</td>
<td>CU NIPDAU</td>
<td>N / A for Pkg Type</td>
<td>-40 to 85</td>
<td>P82B715P</td>
<td>Samples</td>
</tr>
<tr>
<td>P82B715PE4</td>
<td>ACTIVE</td>
<td>PDIP</td>
<td>P</td>
<td>8</td>
<td>50</td>
<td>Pb-Free (RoHS)</td>
<td>CU NIPDAU</td>
<td>N / A for Pkg Type</td>
<td>-40 to 85</td>
<td>P82B715P</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSCOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a “~” will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

**TAPE DIMENSIONS**

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82B715DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
**TAPE AND REEL BOX DIMENSIONS**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P82B715DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

⚠️ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

⚠️ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.

E. Reference JEDEC MS-012 variation AA.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Automotive and Transportation</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DSP</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Industrial</td>
</tr>
<tr>
<td>Interface</td>
<td>Medical</td>
</tr>
<tr>
<td>Logic</td>
<td>Security</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Applications Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>