SBOS230A - MARCH 2002 - REVISED JUNE 2002



## **4-Channel Audio Volume Control**

#### **FEATURES**

- **DIGITALLY-CONTROLLED ANALOG VOLUME** CONTROL:
  - **Four Independent Audio Channels Serial Control Interface Zero Crossing Detection Mute Function**
- WIDE GAIN AND ATTENUATION RANGE: +31.5dB to -95.5dB with 0.5dB Steps
- LOW NOISE AND DISTORTION: 120dB Dynamic Range 0.0004% THD+N at 1kHz (U-Grade) 0.0002% THD+N at 1kHz (A-Grade)
- **NOISE-FREE LEVEL TRANSITIONS**
- LOW INTERCHANNEL CROSSTALK: -130dBFS
- POWER SUPPLIES: ±5V Analog, +5V Digital
- **AVAILABLE IN AN SOP-28 PACKAGE**

#### APPLICATIONS

- **AUDIO AMPLIFIERS**
- MIXING CONSOLES
- **MULTI-TRACK RECORDERS**
- **BROADCAST STUDIO EQUIPMENT**
- **MUSICAL INSTRUMENTS**
- **EFFECTS PROCESSORS**
- A/V RECEIVERS
- **CAR AUDIO SYSTEMS**

#### **DESCRIPTION**

The PGA4311 is a high-performance, 4-channel audio volume control designed for professional and high-end consumer audio systems. Using high performance operational amplifier stages internal to the PGA4311 yields low noise and distortion, while providing the capability to drive  $600\Omega$  loads directly without buffering. The 3-wire serial control interface allows for connection to a wide variety of host controllers, in addition to support for daisy-chaining of multiple PGA4311 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





## ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V <sub>A</sub> +
V <sub>A</sub> 5.5V
V <sub>D</sub> ++5.5V
$V_A$ + to $V_D$ +
Analog Input Voltage
Digital Input Voltage
Operating Temperature Range –40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
Lead Temperature (soldering, 10s) +300°C
Package Temperature (IR reflow, 10s) +235°C

 Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	OPERATING TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
DC \ 4244 (II   Crade)	SOP-28	DW	400C to . 950C	PGA4311U	PGA4311U	Rails	
PGA4311 (U-Grade)		DVV	–40°C to +85°C	PGA4311U	PGA4311U/1K	Tape and Reel, 1000	
PGA4311 (A-Grade)	000.00	DW	4000 +- + 0500	PGA4311UA	PGA4311UA	Rails	
	SOP-28	DW	–40°C to +85°C	PGA4311UA	PGA4311UA/1K	Tape and Reel, 1000	

<sup>(1)</sup> For the most current specifications and package information, refer to our web site at www. ti.com.

#### **ELECTRICAL CHARACTERISTICS**

At  $T_A = +25^{\circ}C$ ,  $V_A + = +5V$ ,  $V_A - = -5V$ ,  $V_D + = +5V$ ,  $R_I = 100k\Omega$ ,  $C_I = 20pF$ , BW measure = 10Hz to 20kHz, unless otherwise noted.

		PGA	1311U (U–G	irade)	PGA4	311UA (A-0	Grade)	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS								
Step Size			0.5			0.5		dB
Gain Error	Gain Setting = 31.5dB		±0.05			±0.05		dB
Gain Matching			±0.05			±0.05		dB
Input Resistance			10			10		kΩ
Input Capacitance			3			3		pF
AC CHARACTERISTICS								
THD+N	V <sub>IN</sub> = 2Vrms, f = 1kHz		0.0004	0.001		0.0002	0.0004	%
Dynamic Range	V <sub>IN</sub> = AGND, Gain = 0dB	116	120		116	120		dB
Voltage Range, Output		(V <sub>A</sub> -) + 1.25		(V <sub>A</sub> +) – 1.25	(V <sub>A</sub> -) + 1.25		(V <sub>A</sub> +) – 1.25	V
Voltage Range, Input (without clipping)			2.5			2.5		Vrms
Output Noise	V <sub>IN</sub> = AGND, Gain = 0dB		2.5	4		2.5	4	μVrms
Interchannel Crosstalk	f = 1kHz		-130			-130		dBFS
OUTPUT BUFFER								
Offset Voltage	V <sub>IN</sub> = AGND, Gain = 0dB		0.25	0.5		0.25	0.5	mV
Load Capacitance Stability			100			100		pF
Short-Circuit Current			50			50		mA
Unity-Gain Bandwidth, Small Signal			10			10		MHz




 $\begin{tabular}{ll} \textbf{ELECTRICAL CHARACTERISTICS (Cont.)} \\ \textbf{At T}_A = +25^{\circ}\text{C}, \ V_{A^+} = +5\text{V}, \ V_{D^+} = +5\text{V}, \ R_L = 100\text{k}\Omega, \ C_L = 20\text{pF}, \ BW \ measure = 10\text{Hz to 20kHz}, \ unless otherwise noted.} \\ \end{tabular}$ 

DARAMETER	CONDITIONS	PGA4	4311U (U-G	irade)	PGA4	311UA (A-0	Grade)	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIGITAL CHARACTERISTICS								
High-Level Input Voltage, VIH		+2.0		V <sub>D</sub> +	+2.0		VD+	V
Low-Level Input Voltage, V <sub>IL</sub>		-0.3		0.8	-0.3		0.8	V
High-Level Output Voltage, VOH	I <sub>O</sub> = 200μA	(V <sub>A</sub> +) – 1.0			(V <sub>D</sub> +) – 1.0			V
Low-Level Output Voltage, VOL	$I_{O} = -3.2 \text{mA}$			0.4			0.4	V
Input Leakage Current			1	10		1	10	μΑ
SWITCHING CHARACTERISTICS								
Serial Clock (SCLK) Frequency	f <sub>SCLK</sub>	0		6.25	0		6.25	MHz
Serial Clock (SCLK) Pulse Width LOW	t <sub>PH</sub>	80			80			ns
Serial Clock (SCLK) Pulse Width HIGH	tpL	80			80			ns
MUTE Pulse Width LOW	t <sub>MI</sub>	2.0			2.0			ms
Input Timing								
SDI Setup Time	tSDS	20			20			ns
SDI Hold Time	tSDH	20			20			ns
CS Falling to SCLK Rising	tCSCR	90			90			ns
SCLK Falling to CS Rising	tCFCS	35			35			ns
Output Timing								
CS LOW to SDO Active	tcso			35			35	ns
SCLK Falling to SDO Data Valid	<sup>t</sup> CFDO			60			60	ns
CS HIGH to SDO High Impedance	tCSZ			100			100	ns
POWER SUPPLY								
Operating Voltage								
V <sub>A</sub> +		+4.75	+5	+5.25	+4.75	+5	+5.25	V
V <sub>A</sub> -		-4.75	-5	-5.25	-4.75	-5	-5.25	V
V <sub>D</sub> +		+4.75	+5	+5.25	+4.75	+5	+5.25	V
Quiescent Current								
I <sub>A</sub> +	$V_{A}$ + = +5 $V$		17	22		17	22	mA
I <sub>A</sub> -	$V_{A} = -5V$		19	24		19	24	mA
I <sub>D</sub> +	$V_{D} + = +5V$		0.5	1.0		0.5	1.0	mA
Power-Supply Rejection Ratio PSRR (250Hz)			100			100		dB
TEMPERATURE RANGE								
Operating Range		-40		+85	-40		+85	°C
Storage Range		-65		+150	-65		+150	°C



### **PIN CONFIGURATION**




### **PIN ASSIGNMENTS**


PIN	NAME	FUNCTION
1	MUTE	Mute Control Input (Active LOW)
2	AGND_1	Analog Ground, Channel 1
3	A <sub>IN</sub> _1	Analog Input, Channel 1
4	AGND_1	Analog Ground, Channel 1
5	A <sub>OUT</sub> _1	Analog Output, Channel 1
6	V <sub>A</sub> -	Analog Power Supply, –5V
7	V <sub>A</sub> +	Analog Power Supply, +5V
8	AOUT_3	Analog Output, Channel 3
9	AGND_3	Analog Ground, Channel 3
10	A <sub>IN</sub> _3	Analog Input, Channel 3
11	AGND_3	Analog Ground, Channel 3
12	V <sub>D</sub> +	Digital Power Supply, +5V
13	SDI	Serial Data Input
14	CS	Chip Select Input
15	SCLK	Serial Clock Input
16	SDO	Serial Data Output
17	DGND	Digital Ground
18	AGND_4	Analog Ground, Channel 4
19	A <sub>IN</sub> _4	Analog Input, Channel 4
20	AGND_4	Analog Ground, Channel 4
21	A <sub>OUT</sub> _4	Analog Output, Channel 4
22	V <sub>A</sub> +	Analog Power Supply, +5V
23	V <sub>A</sub> -	Analog Power Supply, –5V
24	A <sub>OUT</sub> _2	Analog Output, Channel 2
25	AGND_2	Analog Ground, Channel 2
26	A <sub>IN</sub> _2	Analog Input, Channel 2
27	AGND_2	Analog Ground, Channel 2
28	ZCEN	Zero Crossing Enable (Active HIGH)





#### TYPICAL CHARACTERISTICS


At  $T_A = +25^{\circ}C$ ,  $V_A + = +5V$ ,  $V_A - = -5V$ ,  $V_D + = +5V$ ,  $R_L = 100k\Omega$ ,  $C_L = 20pF$ , BW measure = 10Hz to 20kHz, unless otherwise noted. (NOTE: All plots taken with PGA4311 A–Grade.)



















#### **TYPICAL CHARACTERISTICS (Cont.)**

At  $T_A = +25^{\circ}C$ ,  $V_A + = +5V$ ,  $V_A - = -5V$ ,  $V_D + = +5V$ ,  $R_L = 100k\Omega$ ,  $C_L = 20pF$ , BW measure = 10Hz to 20kHz, unless otherwise noted. (NOTE: All plots taken with PGA4311 A–Grade.)







#### **GENERAL DESCRIPTION**

The PGA4311 is a four-channel audio volume control. It may be used in a wide array of professional and consumer audio equipment. The PGA4311 is fabricated in a sub-micron CMOS process.

The heart of the PGA4311 is a resistor network, an analog switch array, and a high-performance op amp stage. The switches are used to select taps in the resistor network that, in turn, determine the gain of the amplifier stage. Switch selections are programmed using a serial control port. The serial port allows connection to a wide variety of host controllers. See Figure 1 for a functional block diagram of the PGA4311.

### **POWER-UP STATE**

On power up, "power-up reset" is activated for about 100ms during which the circuit is in hardware MUTE state and all internal flip-flops are reset. At the end of this period, the offset calibration is initiated without any external signals. Once this has been completed, the gain byte value for all channels are set to  $00_{HEX}$ , or the software MUTE condition. The gain will remain at this setting until the host controller programs new settings for for each channel via the serial control port.






Figure 1. PGA4311 Block Diagram.

If during normal operation the power supply voltage drops below  $\pm 3.2$ V, the circuit enters a hardware  $\overline{\text{MUTE}}$  state. A power-up sequence will be initiated if the power-supply voltage returns to greater than  $\pm 3.2$ V.

#### **ANALOG INPUTS AND OUTPUTS**

The PGA4311 includes four independent channels. Each channel has a corresponding input and output pin. The input and output pins are unbalanced, and referenced to analog ground.

The input and output pins may swing within 1.25V of the analog power supplies,  $V_A+$  and  $V_A-$ . Given  $V_A+=+5V$  and  $V_A-=-5V$ , the maximum input or output voltage range is 7.5Vp-p.

For optimal performance, it is best to drive the PGA4311 with a low source impedance. A source impedance of  $600\Omega$  or less is recommended. Source impedances up to  $2k\Omega$  will cause minimal degradation of THD+N. Please refer to the "THD+N vs Source Impedance" plot in the Typical Characteristics section of the datasheet.



#### **SERIAL CONTROL PORT**

The serial control port is utilized to program the gain settings for the PGA4311. The serial control port includes three input pins and one output pin. The inputs include  $\overline{CS}$  (pin 14), SDI (pin 13), and SCLK (pin 15). The sole output pin is SDO (pin 16).

The  $\overline{\text{CS}}$  pin functions as the chip select input. Data may be written to the PGA4311 only when  $\overline{\text{CS}}$  is LOW. SDI is the serial data input pin. Control data is provided as a 32-bit word at the SDI pin, 8 bits each for each channel gain setting.

Data is formatted as MSB first, straight binary code. SCLK is the serial clock input. Data is clocked into SDI on the rising edge of SCLK.

SDO is the serial data output pin, and is used when daisy-chaining multiple PGA4311 devices. Daisy-chain operation is described in detail later in this section. SDO is a tri-state output, and assumes a high impedance state when  $\overline{\text{CS}}$  is HIGH. Data appears at SDO on the falling edge of SCLK.

The protocol for the serial control port is shown in Figure 2. See Figure 3 for detailed timing specifications for the serial control port.




Figure 2. Serial Interface Protocol.






Figure 3. Serial Interface Timing Requirements.

#### **GAIN SETTINGS**

The gain for each channel is set by its corresponding 8-bit code, [7:0] (see Figure 2). The gain code data is straight binary format. If we let N equal the decimal equivalent of [7:0], then the following relationships exist for the gain settings:

For N = 0:

Mute Condition. The input multiplexer is connected to analog ground.

For N = 1 to 255:

Gain (dB) = 31.5 - [0.5 w (255 - N)]

This results in a gain range of +31.5dB (with N = 255) to -95.5dB (with N = 1).

Changes in gain setting may be made with or without zero crossing detection. The operation of the zero crossing detector and timeout circuitry is discussed later in this data sheet.



#### DAISY-CHAINING MULTIPLE PGA4311 DEVICES

In order to reduce the number of control signals required to support multiple PGA4311 devices on a printed circuit board, the serial control port supports daisy-chaining of multiple PGA4311 devices. Figure 4 shows the connection requirements for daisy-chain operation. This arrangement allows a 3-wire serial interface to control many PGA4311 devices.

As shown in Figure 4, the SDO pin from device #1 is connected to the SDI input of device #2, and is repeated for additional devices. This in turn forms a large shift register, in which gain data may be written for all PGA4311s connected to the serial bus. The length of the shift register is 32 • N bits, where N is equal to the number of PGA4311 devices included in the chain. The  $\overline{\text{CS}}$  input must remain LOW for 32 • N SCLK periods, where N is the number of devices connected in the chain, in order to allow enough SCLK cycles to load all devices.

#### ZERO CROSSING DETECTION

The PGA4311 includes a zero crossing detection function that can provide for noise-free level transitions. The concept is to change gain settings on a zero crossing of the input signal, thus minimizing audible glitches. This function is enabled or disabled using the ZCEN input. When ZCEN is LOW, zero crossing detection is disabled. When ZCEN is HIGH, zero crossing detection will be enabled.

The zero crossing detection takes effect with a change in gain setting for a corresponding channel. The new gain setting will not be implemented until either positive slope zero crossing is detected or a time-out period of 16ms has elapsed. In the case of a time-out, the new gain setting takes effect with no attempt to minimize audible artifacts.




Figure 4. Daisy-Chaining Multiple PGA4311 Devices.



#### **MUTE FUNCTION**

Muting can be achieved by either hardware or software control. Hardware muting is accomplished via the MUTE input, and software muting by loading all zeroes into the volume control register.

 $\overline{\text{MUTE}}$  disconnects the internal buffer amplifiers from the output pins and terminates the outputs with 10kΩ resistors to ground. The mute is activated with a zero crossing detection (independent of the zero cross enable status) or an 16ms time-out to eliminate any audible "clicks" or "pops".  $\overline{\text{MUTE}}$  also initiates an internal offset calibration.

A software mute is implemented by loading all zeroes into the volume control register. The internal amplifier is set to unity gain with the amplifier input connected to AGND.

## APPLICATIONS INFORMATION

This section includes additional information that is pertinent to designing the PGA4311 into an end application.

#### RECOMMENDED CONNECTION DIAGRAM

Figure 5 depicts the recommended connections for the PGA4311. Power-supply bypass capacitors should be placed as close to the PGA4311 package as physically possible.

#### PRINTED CIRCUIT BOARD (PCB) LAYOUT GUIDE-LINES

It is recommended that the ground planes for the digital and analog sections of the PCB be separate from one another. The planes should be connected at a single point. See Figure 6 for the recommended PCB floor plan for the PGA4311.




Figure 5. Recommended Connection Diagram.






Figure 6. Typical PCB Layout Floor Plan.

www.ti.com 7-Oct-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PGA4311U	ACTIVE	SOIC	DW	28	20	RoHS & Green	Call TI	Level-2-260C-1 YEAR		PGA4311U	Samples
PGA4311U/1K	ACTIVE	SOIC	DW	28	1000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	PGA4311U A	Samples
PGA4311U/1KG4	ACTIVE	SOIC	DW	28	1000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	PGA4311U A	Samples
PGA4311UA	ACTIVE	SOIC	DW	28	20	RoHS & Green	Call TI	Level-2-260C-1 YEAR		PGA4311U A	Samples
PGA4311UAG4	ACTIVE	SOIC	DW	28	20	RoHS & Green	Call TI	Level-2-260C-1 YEAR		PGA4311U A	Samples
PGA4311UG4	ACTIVE	SOIC	DW	28	20	RoHS & Green	Call TI	Level-2-260C-1 YEAR		PGA4311U	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>&</sup>lt;sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PGA4311U/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	PGA4311U/1K	SOIC	DW	28	1000	367.0	367.0	55.0

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



#### \*All dimensions are nominal

7 till dillitorioriorio di o mominidi								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PGA4311U	DW	SOIC	28	20	507	12.83	5080	6.6
PGA4311UA	DW	SOIC	28	20	507	12.83	5080	6.6
PGA4311UAG4	DW	SOIC	28	20	507	12.83	5080	6.6
PGA4311UG4	DW	SOIC	28	20	507	12.83	5080	6.6

DW (R-PDSO-G28)

### PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



## DW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated