



# 10-W, 36-V to 75-V INPUT, 1500-V ISOLATION, DC/DC CONVERTERS

#### **FEATURES**

- Input Voltage: 36 V to 75 V10-W Total Output Power
- Output Voltages: 3.3 V, 5 V, and 12 V
- Output Voltage Trim ±10%
- Up To 87% Efficiency
- Overcurrent Protection
- Input Undervoltage Lockout
- Output Overvoltage Protection
- Positive or Negative Logic Enable Control Option
- Synchronization Option
- Space-Saving, Industry Standard Footprint (1.1 in x 1.0 in) / (27.94 mm × 24.38 mm)
- Industry Standard Pinout
- Surface Mount Package
- 1500-Vdc Isolation
- Agency Approvals: UL/IEC/CSA-C22.2 60950-1

#### **APPLICATIONS**

- Intermediate Bus Architectures
- Telecom, High-End Computing Platforms
- Power Over Ethernet Applications
- Multi-Rail Power Systems




#### DESCRIPTION

The PTMA40XX is a series of 10-W rated isolated dc/dc converters, designed to operate from a standard -48-V telecom central office supply. Housed in an industry standard 1.1 in  $\times$  1.0 in (27.94 mm  $\times$  24.38 mm) package, this series of isolated modules is set to one of the common intermediate bus voltages of 3.3 V, 5 V, or 12 V.

The PTMA40XX series includes many features expected of high-performance dc/dc converter modules. Operational features include an input undervoltage lockout (UVLO) and a dual-logic output enable control or synchronization option. Overcurrent protection ensures survival against load faults.

Typical applications include distributed power architectures in both telecom and computing environments, power over ethernet, and particularly complex digital systems requiring multiple power supply rails.

## TYPICAL APPLICATION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# Not Recommend for New Designs



SLTS259B-FEBRUARY 2006-REVISED MAY 2007



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

#### **PART NUMBERING SCHEME**

	Input Voltage	Output Current	Output Voltage	Enable	Electrical Options		Pin Style	Shipping Package
PTMA	4	02	050	Р	2	Α	D	Т
	4 = 48 V	01 = 1 A	033 = 3.3 V	A = None	1 = None		D = Through-hole, Pb-free	Blank = Tray
		02 = 2 A	050 = 5.0 V	N = Negative	2 = V <sub>O</sub> Adjust		S = SMD, SnPb solder ball	T = Tape and Reel
		03 = 3 A	120 = 12.0 V	P = Positive	3 = V <sub>O</sub> Adjust & Syncronization		Z = SMD, SnAgCu solder ball	

## **ABSOLUTE MAXIMUM RATINGS**

				UNIT
V	Input Voltage		75 V	
V <sub>I</sub>	Input Voltage		100 V <sup>(1)</sup>	
$T_A$	Operating temperature range	Over V <sub>I</sub> range		–40°C to 85°C
T <sub>WAVE</sub>	Wave solder temperature	Surface temperature of module or pins (20 seconds)	AD suffix	260°C (2)
_	Colder reflect temperature	Surface temperature of module or pins	AS suffix	235°C (2)
REFLOW	Solder reflow temperature	(20 seconds)	AZ suffix	260°C (2)
T <sub>STG</sub>	Storage temperature			–55°C to 125°C
Po	Output Power			10 W

<sup>(1)</sup> The converter's internal protection circuitry may cause the output to turn off when the applied input voltage is greater than 75 V.

## **PACKAGE SPECIFICATIONS**

			UNITS
Weight			6.5 grams
Flammability	Meets UL94V-O		
	Per Mil-STD-883D, Method 2002.3, 1 ms,	Horizontal T/H (Suffix AD)	500 G <sup>(1)</sup>
Mechanical shock	1/2 Sine, mounted	Horizontal SMD (Suffix AS & AZ)	500 G <sup>(1)</sup>
	Mil CTD 992D Method 2007 2, 20 2000 Hz	Horizontal T/H (Suffix AD)	20 G <sup>(1)</sup>
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz, PCB mounted	Horizontal SMD (Suffix AS & AZ)	10 G <sup>(1)</sup>
Reliability	Telcordia SR-332 50% stress, T <sub>A</sub> = 40°C, ground benign	MTBF	7.3 10 <sup>6</sup> Hr

(1) Qualification limit.

<sup>(2)</sup> During solder reflow of SMD package version, do not elevate the module PCB, pins, or internal component temperatures beyond this peak temperature.





### PTMA403033 ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$ ,  $V_I = 48$  V,  $V_O = 3.3$  V,  $C_I = 0$   $\mu$ F,  $C_O = 0$   $\mu$ F, and  $I_O = I_O$ max (Unless otherwise stated)

	DADAMETED	TE0-	PT	UNIT				
	PARAMETER	IES	T CONDITIONS	MIN	TYP	MAX	UNII	
Po	Output power	Over V <sub>I</sub> range				10	W	
Io	Output current	Over V <sub>I</sub> range		0.1 (1)		3 (2)	Α	
I <sub>LIM</sub>	Current Limit Threshold	Shutdown, followed	by autorecovery		4.25		Α	
VI	Input voltage range	Over I <sub>O</sub> range		36	48	75	V	
	Set-point voltage tolerance				±2 <sup>(3)</sup>		%V <sub>O</sub>	
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ 85°C			±1		%V <sub>O</sub>	
V	Line regulation	Over V <sub>I</sub> range			±3		mV	
$V_{O}$	Load regulation	Over I <sub>O</sub> range			±10		mV	
	Total output voltage variation	Includes set-point, li	ne, load, −40°C ≤ T <sub>A</sub> ≤ 85°C		3	5 (3)	%V <sub>O</sub>	
	Trim adjust range	Over V <sub>I</sub> range	Over $V_1$ range 3.0 $P_0 = P_0 max$ 20-MHz bandwidth			3.6	V	
η	Efficiency	$P_O = P_O max$			82%			
	V <sub>O</sub> Ripple (peak-to-peak)	20-MHz bandwidth			65		$mV_{pp}$	
		0.1 A/μs load step,	Recovery time		750		μs	
	Transient response	50% to 100% I <sub>O</sub> max	V <sub>O</sub> over/undershoot		±150		mV	
		Referenced to V <sub>I</sub> -	Input high voltage (V <sub>IH</sub> )	4.5		Open (4)	V	
	Output enable input (pin 3)		Input low voltage (V <sub>IL</sub> )	-0.2		0.8		
			Input low current (IIL)		1		mA	
	Standby input current	Pin 3 open			8		mA	
UVLO	Undervoltage lockout			32		34	V	
OVP	Output Overvoltage Protection			3.7		5.4	V	
$f_{S}$	Switching frequency	Over V <sub>I</sub> and I <sub>O</sub> range	es (non-Sync option)	250	300	350	kHz	
	Supplemental Suppl	Free-running		180	215 <sup>(5)</sup>	250	ld la	
	Sync switching frequency	Synchronization range	ge	250 (5)		350 <sup>(5)</sup>	kHz	
SYNC	high-level input voltage			3.5		6	V	
	low-level input voltage			-0.3		0.5	V	
	clock duty cycle			25		75	%	
Cı	External input capacitance			0	47		μF	
Co	External output capacitance			0	47 (6)	1000	μF	
$V_{ISO}$	Isolation voltage			1,500			Vdc	
C <sub>ISO</sub>	Isolation capacitance	Primary-Secondary			1,100		pF	
R <sub>ISO</sub>	Isolation resistance			10			$M\Omega$	

<sup>(1)</sup> The converter requires a minimum load current for proper operation. However, the converter is not damaged when operated under a

<sup>(2)</sup> See temperature derating curves for safe operating area (SOA), to determine output current derating at elevated ambient temperatures.

<sup>(3)</sup> The set-point voltage tolerance is affected by the tolerance and stability of R<sub>TRIM</sub>. The stated limit is unconditionally met if R<sub>TRIM</sub> has a tolerance of ≤1%, with ≤100 ppm/°C temperature stability.

<sup>(4)</sup> The Enable input (pin 3) has an internal pullup resistor. Do not place an external pullup resistor on this input pin. If the enable feature is not used, for a positive enable device this input should be left open circuit and a negative enable device should be permanently connected to V<sub>I</sub>— (pin 2). A discrete MOSFET or bipolar transistor is recommended for the enable control. The open-circuit voltage is typically less than 5 V. See the *Application Information* for a more detailed description.

<sup>(5)</sup> A device with the synchronization option has a reduced switching frequency of 215 kHz typical. The synchronization frequency can only be adjusted to a higher frequency, up to 350 kHz maximum.

<sup>(6)</sup> An output capacitor is not required for proper operation. However, additional capacitance at the load improves the transient response.



## PTMA402050 ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C,  $V_I = 48$  V,  $V_O = 5$  V,  $C_I = 0$   $\mu$ F,  $C_O = 0$   $\mu$ F, and  $I_O = I_O$ max (Unless otherwise stated)

	Output current Current Limit Threshold Input voltage range Set-point voltage tolerance Temperature variation Line regulation Load regulation Total output voltage variation Trim adjust range Efficiency Vo Ripple (peak-to-peak) Transient response  Output enable input (pin 3)  Standby input current //LO Undervoltage lockout //P Output Overvoltage Protection Switching frequency  Sync switching frequency INC high-level input voltage low-level input voltage	TEG	CONDITIONS	PT	PTMA402050			
	PARAMETER	IESI	CONDITIONS	MIN TYP MAX			UNIT	
Po	Output power	Over V <sub>I</sub> range				10	W	
Io	Output current	Over V <sub>I</sub> range		0.1 (1)		2 (2)	Α	
I <sub>LIM</sub>	Current Limit Threshold	Shutdown, followed I	by autorecovery		3		Α	
VI	Input voltage range	Over I <sub>O</sub> range		36	48	75	V	
	Set-point voltage tolerance				±2 <sup>(3)</sup>		%V <sub>O</sub>	
	Temperature variation	$-40^{\circ}C \le T_A \le 85^{\circ}C$			±1		%V <sub>O</sub>	
.,	Line regulation	Over V <sub>I</sub> range			5		mV	
Vo	Load regulation	Over $V_l$ range Shutdown, followed Over $I_O$ range $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ Over $V_l$ range Over $I_O$ range Includes set-point, Ii Over $V_l$ range $P_O = P_O max$ 20-MHz bandwidth 0.1 A/ $\mu$ s load step, 50% to 100% $I_O max$ Referenced to $V_l$ —Pin 3 open Over $V_l$ range Free-running	r I <sub>O</sub> range				mV	
	Total output voltage variation	Includes set-point, lir	ne, load, −40°C ≤ T <sub>A</sub> ≤ 85°C		3	5 (3)	%V <sub>O</sub>	
	Trim adjust range	Over V <sub>I</sub> range		4.5		5.5	V	
η	Efficiency	$P_O = P_O max$			85%			
	V <sub>O</sub> Ripple (peak-to-peak)	20-MHz bandwidth			55		$mV_{pp}$	
			Recovery time		250		μs	
	Transient response		V <sub>O</sub> over/undershoot		±150		mV	
		Referenced to V <sub>I</sub> -	Input high voltage (V <sub>IH</sub> )	4.5		Open (4)	V	
	Output enable input (pin 3)		Input low voltage (V <sub>IL</sub> )	-0.2		0.8	V	
			Input low current (I <sub>IL</sub> )		1		mA	
	Standby input current	Pin 3 open			8		mA	
UVLO	Undervoltage lockout			32		34	V	
OVP	Output Overvoltage Protection			5.6		7.9	V	
$f_{S}$	Switching frequency	Over V <sub>I</sub> range		250	300	350	kHz	
	Supplemental Suppl	Free-running		180	215 <sup>(5)</sup>	250	ld la	
	Sync switching frequency	Synchronization rang	је	250 (5)		350 <sup>(5)</sup>	kHz	
SYNC	high-level input voltage			3.5		6	V	
	low-level input voltage			-0.3		0.5	V	
	clock duty cycle			25		75	%	
Cı	External input capacitance			0	47		μF	
Co	External output capacitance			0	47 (6)	1000	μF	
$V_{ISO}$	Isolation voltage			1,500			Vdc	
C <sub>ISO</sub>	Isolation capacitance	Primary-Secondary			1,100		pF	
R <sub>ISO</sub>	Isolation resistance			10			$M\Omega$	

<sup>(1)</sup> The converter requires a minimum load current for proper operation. However, the converter is not damaged when operated under a

<sup>(2)</sup> See temperature derating curves for safe operating area (SOA), to determine output current derating at elevated ambient temperatures.

<sup>(3)</sup> The set-point voltage tolerance is affected by the tolerance and stability of R<sub>TRIM</sub>. The stated limit is unconditionally met if R<sub>TRIM</sub> has a tolerance of ≤1%, with ≤100 ppm/°C temperature stability.

<sup>(4)</sup> The Enable input (pin 3) has an internal pullup resistor. Do not place an external pullup resistor on this input pin. If the enable feature is not used, for a positive enable device this input should be left open circuit and a negative enable device should be permanently connected to V<sub>I</sub>— (pin 2). A discrete MOSFET or bipolar transistor is recommended for the enable control. The open-circuit voltage is typically less than 5 V. See the *Application Information* for a more detailed description.

<sup>(5)</sup> A device with the synchronization option has a reduced switching frequency of 215 kHz typical. The synchronization frequency can only be adjusted to a higher frequency, up to 350 kHz maximum.

<sup>(6)</sup> An output capacitor is not required for proper operation. However, additional capacitance at the load will improve the transient response.



### PTMA401120 ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C,  $V_I = 48$  V,  $V_O = 12$  V,  $C_I = 0$   $\mu$ F,  $C_O = 0$   $\mu$ F, and  $I_O = I_O$ max (Unless otherwise stated)

	DADAMETED	TEC	PT	UNIT				
	PARAMETER	IESI	CONDITIONS	MIN	TYP	MAX	UNII	
Po	Output power	Over V <sub>I</sub> range				12	W	
Io	Output current	Over V <sub>I</sub> range		0.1 (1)		1 (2)	Α	
I <sub>LIM</sub>	Current Limit Threshold	Shutdown, followed I	by autorecovery		1.5		Α	
VI	Input voltage range	Over I <sub>O</sub> range		36	48	75	V	
	Set-point voltage tolerance				±2 <sup>(3)</sup>		%V <sub>O</sub>	
	Temperature variation	$-40^{\circ}C \le T_A \le 85^{\circ}C$			±1		%V <sub>O</sub>	
.,	Line regulation	Over V <sub>I</sub> range			10		mV	
V <sub>O</sub>	Load regulation	Over I <sub>O</sub> range			3		mV	
	Total output voltage variation	Includes set-point, lir	ne, load, $-40^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 85 $^{\circ}$ C		3	5 (3)	%V <sub>O</sub>	
	Trim adjust range	Over V <sub>I</sub> range		10.8		13.2	V	
η	Efficiency	$P_O = P_O max$			87%			
	V <sub>O</sub> Ripple (peak-to-peak)	20-MHz bandwidth			85		$mV_{pp}$	
		0.1 A/μs load step,	Recovery time		400		μs	
Transi	Transient Response	50% to 100% I <sub>O</sub> max	V <sub>O</sub> over/undershoot		±250		mV	
		Referenced to V <sub>I</sub> -	Referenced to V <sub>I</sub> — Input high voltage (V <sub>IH</sub> ) 4.5 Op	Open (4)	V			
	Output enable input (pin 3)		Input low voltage (V <sub>IL</sub> )	-0.2		0.8	٧	
			Input low current (I <sub>IL</sub> )		1		mA	
	Standby input current	Pin 3 open			8		mA	
UVLO	Undervoltage lockout			32		34	V	
OVP	Output Overvoltage Protection			13.5		17.5	V	
$f_{S}$	Switching frequency	Over V <sub>I</sub> range		250	300	350	kHz	
	Company to big at fee and a second	Free-running		180	215 <sup>(5)</sup>	250	1.11=	
	Sync switching frequency	Synchronization range	Synchronization range			350 <sup>(5)</sup>	kHz	
SYNC	high-level input voltage			3.5		6	V	
	low-level input voltage			-0.3		0.5	V	
	clock duty cycle			25		75	%	
C <sub>I</sub>	External input capacitance			0	47		μF	
Co	External output capacitance			0	47(6)	220	μF	
V <sub>ISO</sub>	Isolation voltage			1,500			Vdc	
C <sub>ISO</sub>	Isolation capacitance	Primary-Secondary			1,100		pF	
R <sub>ISO</sub>	Isolation resistance			10			$M\Omega$	

<sup>(1)</sup> The converter requires a minimum load current for proper operation. The converter is not damaged when operated under a no-load condition.

<sup>(2)</sup> See temperature derating curves for safe operating area (SOA), to determine output current derating at elevated ambient temperatures.

<sup>(3)</sup> The set-point voltage tolerance is affected by the tolerance and stability of R<sub>TRIM</sub>. The stated limit is unconditionally met if R<sub>TRIM</sub> has a tolerance of 1%, with 100 ppm/°C temperature stability.

<sup>(4)</sup> The Enable input (pin 3) has an internal pullup resistor. Do not place an external pullup resistor on this input pin. If the enable feature is not used, for a positive enable device this input should be left open circuit and a negative enable device should be permanently connected to V<sub>I</sub>— (pin 2). A discrete MOSFET or bipolar transistor is recommended for the enable control. The open-circuit voltage is typically less than 5 V. See the *Application Information* for a more detailed description.

<sup>(5)</sup> A device with the synchronization option has a reduced switching frequency of 215 kHz typical. The synchronization frequency can only be adjusted to a higher frequency, up to 350 kHz maximum.


<sup>(6)</sup> An output capacitor is not required for proper operation. However, additional capacitance at the load will improve the transient response.



## **TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
Enable/Sync <sup>(1)</sup>	3	The Enable input is an open-base logic input that is referenced to $V_{  }$ . Two ON/OFF enable options are available, positive logic and negative logic. Positive logic devices are enabled by applying a logic high voltage (Open) and are disabled by applying a logic low voltage ( $V_{  }$ ). Negative logic devices are enabled by applying a logic low voltage ( $V_{  }$ ) and are disabled by applying a logic high voltage (Open). See the Application Information section for more detailed information. This pin also has the option of a synchronization input. A module that has the synchronization option does not have ON/OFF enable control. A 5-V logic signal greater than the free-running frequency but $\leq$ 350 kHz is required for synchronization control. See the Application Information section for more detailed information.
V <sub>I</sub> <sup>(1)</sup>	2	The negative input supply for the module, and the 0-V reference for the Enable/Sync inputs. When powering the module from a positive source, this input is connected to the input source return.
V <sub>I</sub> + <sup>(1)</sup>	1	The positive input for the module with respect to $V_{l}$ —. When powering the module from a negative input voltage, this input is connected to the input source ground.
V <sub>O</sub> +	4	This is the positive power output with respect to V <sub>O</sub> It is dc isolated from the input power pins.
Trim	5	This pin allows the output voltage set point of the module to be increased or decreased up to $\pm$ 10 %. Connecting a resistor between this terminal and V <sub>0</sub> + decreases the output voltage set point. Connecting a resistor between this terminal and V <sub>0</sub> - increases the output voltage set point. A 0.05-W rated resistor may be used, with tolerance and temperature stability of 1% and 100 ppm/°C, respectively. If left open circuit, the converter output voltage defaults to its nominal value. The specification table gives the standard resistor values for the most common output voltages.
V <sub>O</sub> -	6	This is the output power return for the V <sub>O</sub> + bus. This terminal should be connected to the common of the load circuit.


(1) These functions indicate signals electrically common with the input.





#### TYPICAL CHARACTERISTICS

## PTMA403033 Characteristic Data ( $V_0 = 3.3 \text{ V}$ ) (1)(2)








Figure 1.








(1) All data listed in Figure 1, Figure 2, and Figure 3 have been developed from actual products tested at 25°C. This data is considered typical data for the dc-dc converter.

<sup>(2)</sup> The temperature derating curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperature. Derating limits apply to modules soldered directly to a 100–mm × 100–mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 4.

# **TYPICAL CHARACTERISTICS (continued)**

# PTMA402050 Characteristic Data ( $V_0 = 5 V$ ) (3)(4)



(3) All data listed in Figure 5, Figure 7, and Figure 6 have been developed from actual products tested at 25°C. This data is considered typical data for the dc-dc converter.

Figure 7.


(4) The temperature derating curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperature. Derating limits apply to modules soldered directly to a 100–mm × 100–mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 8.

Figure 8.



# **TYPICAL CHARACTERISTICS (continued)**

# PTMA401120 Characteristic Data ( $V_0 = 12 \text{ V}$ ) (5)(6)



- (5) All data listed in Figure 9, Figure 10, and Figure 11 have been developed from actual products tested at 25°C. This data is considered typical data for the dc-dc converter.
- (6) The temperature derating curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperature. Derating limits apply to modules soldered directly to a 100–mm × 100–mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 12.



#### **APPLICATION INFORMATION**

## Operating Features and System Considerations for the PTMA40XX DC/DC Converters

#### **Primary-Secondary Isolation**

These converters incorporate electrical isolation between the input terminals (primary) and the output terminals (secondary). All converters are tested to a withstand voltage of 1500 Vdc. This complies with UL/cUL 60950 and EN 60950 and the requirements for functional isolation. It allows the converter to be configured for either a positive or negative input voltage source. The data sheet *Terminal Functions* table provides guidance as to the correct reference that must be used for the external control signals.

### **Undervoltage Lockout**

The undervoltage lockout (UVLO) is designed to prevent the operation of the converter until the input voltage is close to the minimum operating voltage. The converter is held off when the input voltage is below the UVLO threshold, and turns on when the input voltage rises above the threshold. This prevents high start-up current during normal power up of the converter, and minimizes the current drain from the input source during low input voltage conditions. The converter meets full specifications when the minimum specified input voltage is reached. The UVLO circuitry also overrides the operation of the enable or synchronization controls. Only when the input voltage is above the UVLO threshold does this input become functional.

### **Output Overvoltage Clamp**

The module is protected from an overvoltage on the output using an internal clamp. This protects against a break in the feedback path as well as a ground fault on the external Trim resistor, which would cause the output voltage to increase.

#### **Overcurrent Protection**

To protect against load faults, these converters incorporate output overcurrent protection. Applying a load to the output that exceeds the converter overcurrent threshold (see applicable specification) causes the output voltage to momentarily fold back, and then shut down. Following shutdown, the module periodically attempts to automatically recover by initiating a soft-start power up. This is often described as a *hiccup* mode of operation, whereby the module continues in the cycle of successive shutdown and power up until the load fault is removed. Once the fault is removed, the converter automatically recovers and returns to normal operation.

#### **Soft-Start Power Up**

When the converter is first powered, the internal soft-start circuit limits how fast the output voltage can rise. The soft-start circuit functions after a valid input source is applied and the output is enabled, after the converter output is enabled using the Enable input, or on a recovery from a load fault. The purpose of the soft-start feature is to limit the surge of current drawn from the input source when the converter begins to operate. By limiting the rate at which the output voltage rises, the magnitude of current required to charge up the load circuit capacitance is significantly reduced.

Figure 13 shows the power-up characteristic of a PTMA403033 converter. The output voltage is 3.3 V. The soft-start circuit causes a slow, soft rise of the output voltage. The output voltage will begin to rise after a time delay (typically 85 ms-100 ms) once a valid input voltage is applied. The output then progressively rises to the voltage set-point. The waveforms were recorded with a resistive load of 3 A.



## **APPLICATION INFORMATION (continued)**




Figure 13. Power-up Waveforms

#### **Output Voltage Trim Adjustment**

An external resistor is required to increase or decrease the output voltage set point of the module by  $\pm$  10 %. The resistor, R<sub>TRIM</sub>, must be connected between the TRIM pin (pin 5) and V<sub>O</sub>+ (pin 4) to decrease the output voltage, or between the TRIM pin and V<sub>O</sub>- (pin 6) to increase the output voltage. A 0.05-W rated resistor can be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C (or better). Place the resistor close to the converter and connect it using dedicated PCB traces (see Figure 14). Table 1 gives the nearest standard value of external resistor for the common voltages within each model's adjust range.

Table 1. Standard Values of R<sub>TRIM</sub> for Common Output Voltages

				111111					
	PTMA403033			PTMA402050		PTMA401120			
Vo	R <sub>TRIN</sub>	<sub>1</sub> (kΩ)	V <sub>o</sub>	R <sub>TRIN</sub>	<sub>I</sub> ( <b>k</b> Ω)	Vo	$R_{TRIM}$ (k $\Omega$ )		
(required)	down	ир	(required)	down	up	(required)	down	up	
3.0 V	118	_	4.5 V	18.7	_	10.8 V	64.9	_	
3.1 V	187	_	4.6 V	24.9	_	11.0 V	80.6	_	
3.2 V	392	_	4.7 V	35.7	_	11.2 V	105	_	
3.3 V	open	open	4.8 V	57.6	_	11.4 V	143	_	
3.4 V	_	249	4.9 V	121	_	11.6 V	221	_	
3.5 V	_	124	5.0 V	open	open	11.8 V	464	_	
3.6 V	_	82.5	5.1 V	_	124	12.0 V	open	open	
_	_	_	5.2 V	_	61.9	12.2 V	_	118	
_	_	_	5.3 V	_	40.2	12.4 V	_	57.6	
_	_	_	5.4 V	_	29.4	12.6 V	_	36.5	
_	_	_	5.5 V	_	23.2	12.8 V	_	26.1	
_	_	_	_	_	_	13.0 V	_	19.6	
_	_	_	_	_	_	13.2 V	_	15.8	



For other output voltages, the value of the required trim resistor may be calculated using Equation 1 to adjust the voltage up or Equation 2 to adjust the voltage down.

$$R_{TRIM(up)} = \frac{R_{O} \times V_{R}}{(V_{O} - V_{SET})} - R_{P} (k\Omega)$$
(1)

$$R_{TRIM(dwn)} = \frac{R_{O} \times (V_{O} - V_{R})}{(V_{SET} - V_{O})} - R_{P} (k\Omega)$$
(2)

Table 2 gives the required  $R_{TRIM}$  equation constants for the converter model selected. To calculate the required value of  $R_{TRIM}$ , simply locate the applicable constants and substitute these into the formula along with the desired output voltage.

**Table 2. Trim Adjust Equation Constants** 

Constants	PTMA403033	PTMA402050	PTMA401120
V <sub>R</sub> (V)	1.24	2.50	2.50
R <sub>O</sub> (Ω)	20	5.11	10
$R_{P}(\Omega)$	1.0	2.05	5.11
V <sub>SET</sub> (V)	3.3	5.0	12.0
V <sub>O</sub> (V)	Desired Output Voltage	Desired Output Voltage	Desired Output Voltage




Figure 14. Output Voltage Adjustment

#### **Thermal Considerations**

Airflow may be necessary to ensure that the module can supply the desired load current in environments with elevated ambient temperatures. The required airflow rate is determined from the safe operating area (SOA). The SOA is the area beneath the applicable airflow rate curve on the graph of temperature derating vs output current. (See the Typical Characteristics.) Operating the converter within the SOA limits ensures that all the internal components are at or below their stated maximum operating temperatures.

#### On/Off Enable Controls

On/Off enable options include positive logic or negative logic. A positive logic device enables the module's output when a logic high voltage is present on the Enable pin (pin 3) and disables the output with a logic low voltage. A negative logic device disables the output when a logic high voltage is present on the Enable pin and enables the output during a logic low voltage. See the Electrical Characteristics table for logic high and logic low limits. The Enable pin is ideally controlled with an open-collector (or open-drain) discrete transistor. See Figure 15 below for a typical On/Off Enable control circuit. For automatic start-up, the Enable pin should be left open for a positive logic module and should be shorted to  $V_{||}$  (pin 2) for a negative logic module. Both inputs are electrically referenced to  $V_{||}$  on the primary (input) side of the converter. Do not place an external pull-up resistor on this input pin.



#### **Enable Control Schematic**




Figure 15. Typical On/Off Enable Control Circuit

#### On/Off Enable Turn-On Time

Once enabled, the converter executes a soft-start power up. The converter exibits a short delay of approximately 100  $\mu$ s, measured from the transition of the enable signal to the instance the  $V_O$  Bus output begins to rise. The output is in regulation within 1.5 ms.




Figure 16. Output Enable Power-Up Characteristic

#### **Synchronization**

The Synchronization option allows multiple power modules to be synchronized to a common frequency. Driving the Sync pin (pin 3) with an external clock set to the desired frequency, synchronizes all connected modules to that frequency. Modules with the synchronization option have a reduced free-running switching frequency of 215 kHz typical. The synchronization frequency can only be adjusted to a higher frequency, up to 350 kHz. A 5-V logic signal is recommended for control. See Figure 17. See the Electrical Characteristics table for synchronization limits.






Figure 17. Synchronization Control

#### **MECHANICALS**

#### **Tape and Reel**








# **MECHANICALS** (continued)

# Tray



www.ti.com

7-Oct-2021

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMA401120A1AD	NRND	Through- Hole Module	EEP	4	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120A1AZ	NRND	Surface Mount Module	BET	4	30	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR			
PTMA401120A2AD	NRND	Through- Hole Module	EEV	5	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120N1AD	NRND	Through- Hole Module	EEP	5	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120N2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120P1AD	NRND	Through- Hole Module	EEP	5	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120P2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & Green (In Work)	SN	N / A for Pkg Type			
PTMA401120P2AZ	NRND	Surface Mount Module	BET	6	30	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR			
PTMA402050A1AD	NRND	Through- Hole Module	EEP	4	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA402050A1AZ	NRND	Surface Mount Module	BET	4	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA402050A2AD	NRND	Through- Hole Module	EEV	5	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA402050A3AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA402050N2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		



www.ti.com

7-Oct-2021

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMA402050N2AS	NRND	Surface Mount Module	EET	6	30	Non-RoHS & non-Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		
PTMA402050N2AST	NRND	Surface Mount Module	EET	6	250	Non-RoHS & non-Green			-40 to 85		
PTMA402050N2AZ	NRND	Surface Mount Module	BET	6	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA402050P2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA402050P2AZ	NRND	Surface Mount Module	BET	6	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA403033A1AD	NRND	Through- Hole Module	EEP	4	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA403033A1AZ	NRND	Surface Mount Module	BET	4	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA403033A3AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA403033A3AZ	NRND	Surface Mount Module	BET	6	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA403033N1AD	NRND	Through- Hole Module	EEP	5	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA403033N1AZT	NRND	Surface Mount Module	BET	5	250	RoHS (In Work) & non-Green			-40 to 85		
PTMA403033N2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA403033N2AZ	NRND	Surface Mount Module	BET	6	30	RoHS (In Work) & non-Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		
PTMA403033N2AZT	NRND	Surface Mount Module	BET	6	250	RoHS (In Work) & non-Green			-40 to 85		
PTMA403033P1AD	NRND	Through- Hole Module	EEP	5	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		
PTMA403033P2AD	NRND	Through- Hole Module	EEP	6	30	RoHS (In Work) & non-Green	SN	N / A for Pkg Type	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2021

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A.

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. This is a lead-free solder ball design. Finish: Tin (100%) over Nickel plate Solder ball: 96.5 Sn/3.0 Ag/0.5 Cu
- J. Dimension prior to reflow solder.






NOTES: A.

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. This is a lead-free solder ball design. Finish: Tin (100%) over Nickel plate Solder ball: 96.5 Sn/3.0 Ag/0.5 Cu
- J. Dimension prior to reflow solder.



# EEP (R-PDSS-T6)


# DOUBLE SIDED MODULE



NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm).
- D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish — Tin (100%) over Nickel plate






NOTES: A.

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. This is a lead-free solder ball design. Finish: Tin (100%) over Nickel plate Solder ball: 96.5 Sn/3.0 Ag/0.5 Cu
- J. Dimension prior to reflow solder.



# EEP (R-PDSS-T4)

# DOUBLE SIDED MODULE




NOTES:

- a. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm).
- D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish — Tin (100%) over Nickel plate



# EEP (R-PDSS-T5)

# DOUBLE SIDED MODULE



NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm).
- D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish — Tin (100%) over Nickel plate



#### DOUBLE SIDED MODULE EEV (R-PDSS-T5) 1.100 ( 27,94) — 0.140 (3,55) 0.150 0.080 (2,03) 0.800 (20,32) -ø0.040 (1,02) (3,81)5 Places Note F, G. <u>6</u> 0.300 0.400 (7,62)0.500 (10,16)Component 20X 4 (12,70)**•** 2 0.010 MIN. (0,25) DATE CODE 0.800 0.960 5**9** Bottom side (20,32) (24,38) Clearance 4 😉 Host Board 0.335 (8,50) TOP VIEW MAX. 1.140 (28,96) SIDE VIEW 0.170 0.800 (20,32) 0.100 (2,54) (4,32)<u>6</u>-**Ġ** 0.300 0.500 (7,62) 0.400 (10,16)(12,70)**Ó** 2 0.800 1.000 (20,32) (25,40) 5**O** Note E – ø0.055 (1,40) Min. 5 Places Plated through holes. PC LAYOUT 4207709/A 02/06

- NOTES:
- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
  C. 2 place decimals are ±0.030 (±0,76mm).
  D. 3 place decimals are ±0.010 (±0,25mm).

- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate



#### DOUBLE SIDED MODULE EET (R-PDSS-B6) 0.358 (9,09) MAX. 1.100 (27,94) See Note J 0.150 0.080 (2,03) 0.800 (20,32) (3,81)6 😉 Solder Ball Ø0.040 (1,02) 0.300 0.400 6 Places (7,62)P1000000X 0.500 (10,16)See Note I. xxx 🗣 (12,70)**a** 2 DATE CODE 0.800 0.960 5 🗿 (20,32) (24,38) 40 TOP VIEW SIDE VIEW 1.140 (28,96) 0.100 0.170 0.800 (20,32) (2,54)(4,32)Note E 0.300 0.400 (7,62)0.500 (10,16)(12,70)1.000 0.800 (20,32) (25,40 Lowest Component 0.010 MIN. (0,25)Bottom side Clearance Host Board 0.335 (8,50) Ø0.085 (2,16) 6 Places See Note F, G, & H PC LAYOUT 4207368-4/C 02/06

NOTES: A.

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy Finish - Tin (100%) over Nickel plate

Solder Ball - See product data sheet.

J. Dimension prior to reflow solder.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated