

#### SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008

# **1.5-A, WIDE-INPUT ADJUSTABLE SWITCHING REGULATOR**


## FEATURES

- 1.5-A Output Current
- Wide-Input Voltage
   (7 V to 36 V) / (15 V to 36 V)
- Wide-Output Voltage Adjust (2.5 V to 12.6 V) / (11.85 V to 22 V)
- High Efficiency (Up to 95%)
- On/Off Inhibit
- Undervoltage Lockout
- Output Current Limit
- Overtemperature Shutdown
- Operating Temperature: -40°C to 85°C
- Surface Mount Package Available

# **APPLICATIONS**

• General-Purpose, Industrial Controls, HVAC Systems, Test and Measurement, Medical Instrumentation, AC/DC Adaptors, Vehicles, Marine, and Avionics

# STANDARD APPLICATION



(A) See the Application Information section for capacitor recommendations. The minimum input capacitance is 2.2  $\mu$ F for PTN78000W, and 9.4  $\mu$ F (2 x 4.7  $\mu$ F) for PTN78000H.

(B)  $R_{SET}$  is required to adjust the output voltage higher than 2.5 V for PTN78000W, and high than 11.824 V for PTN78000H. See the *Application Information* section for specific values.

# DESCRIPTION

The PTN78000 is a series of high-efficiency, step-down Integrated Switching Regulators (ISR), that represent the third generation in the evolution of the popular 78ST100 series of products. In new designs it should be considered in place of the 78ST100, PT78ST100, PT5100, and PT6100 series of single in-line pin (SIP) products. The PTN78000 is smaller and lighter than its predecessors, and has either similar or improved electrical performance characteristics. The case-less, double-sided package, also exhibits improved thermal characteristics, and is compatible with TI's roadmap for RoHS and lead-free compliance.

Operating from a wide-input voltage range, the PTN78000 provides high-efficiency, step-down voltage conversion for loads of up to 1.5 A. The output voltage is set using a single external resistor. The PTN78000W may be set to any value within the range, 2.5 V to 12.6 V, and the PTN78000H from 11.85 V to 22 V. The output voltage of the PTN78000W can be as little as 2 V lower than the input, allowing operation down to 7 V, with an output voltage of 5 V. The output voltage of the PTN78000H can be as little as 3 V lower than the input, alowing operation down to 15 V, with an output voltage of 12 V.

The PTN78000 has undervoltage lockout and an integral on/off inhibit. The modules are suited to a wide variety of general-purpose applications that operate off 12-V, 24-V, or  $28-V_{DC}$  power.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range unless otherwise noted, all voltages with respect to GND (pin 1),

				PTN78000W	UNIT	
T <sub>A</sub>	Operating free-air temperature	Over V <sub>I</sub> range	-40 to 85			
	Wave solder temperature	Surface temperature of module body or pins (5 seconds)	Horizontal TH (suffix AH)	260		
		Surface temperature of module body	Horizontal SMD (suffix AS)	235	°C	
	Solder reflow temperature	or pins	Horizontal SMD (suffix AZ)	260		
T <sub>stg</sub>	Storage temperature			-55 to 125		
VI	Input surge voltage, 10 ms maxi	38	V			
V <sub>INH</sub>	Inhibit (pin 3) input voltage			-0.3 to 5	V	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V	Input voltage	PTN78000W	7	36	V
vi	Input voltage	PTN78000H	15	36	v
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

# PACKAGE SPECIFICATIONS

PTN78000x (Suffix AH, AS, and AZ)						
Weight			2 grams			
Flammability	Meets UL 94 V-O					
Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 ms, 1/2 sine, mounted		500 G <sup>(1)</sup>			
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz	Horizontal T/H (suffix AH)	20 G <sup>(1)</sup>			
	IVIII-3 I D-003D, IVIELIIUU 2007.2, 20-2000 HZ	Horizontal SMD (suffix AS and AZ)	15 G <sup>(1)</sup>			

(1) Qualification limit.

2



www.ti.com

# ELECTRICAL CHARACTERISTICS

operating at 25°C free-air temperature, V<sub>1</sub> = 20 V, V<sub>0</sub> = 5 V, I<sub>0</sub> = I<sub>0</sub> (max), C<sub>1</sub> = 2.2 µF, C<sub>0</sub> = 100 µF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PTN78000W				
FARAIVIETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>O</sub>	Output current	$T_A = 85^{\circ}C$ , natural convection airflow	0		1.5	А	
VI	Input voltage range	Over I <sub>O</sub> range	7 <sup>(1)</sup>		36 (2)	V	
	Set-point voltage tolerance	T <sub>A</sub> = 25°C			±2% <sup>(3)</sup>		
	Temperature variation	-40°C to +85°C		±0.5%			
Vo	Line regulation	Over V <sub>I</sub> range		±10		mV	
٧O	Load regulation	Over I <sub>O</sub> range		±10		mV	
	Total output voltage variation	Includes set point, line, load $-40^{\circ}C < T_{A} < 85^{\circ}C$			±3% <sup>(3)</sup>		
		V <sub>I</sub> < 12 V	2.5		V <sub>1</sub> - 2		
		12 V ≤ V <sub>I</sub> ≤ 15.1 V	2.5		$V_{1} - 2.5$		
V <sub>O</sub> Adj	Output voltage adjust range	$15.1 \text{ V} < \text{V}_1 \le 25 \text{ V}$	2.5		12.6	V	
		V <sub>I</sub> > 25 V	0.1 x V <sub>I</sub>		12.6		
		V <sub>I</sub> = 24 V, R <sub>SET</sub> = 732 Ω, V <sub>O</sub> = 12 V		91%			
η	Efficiency	$V_{I}$ = 15 V, $R_{SET}$ = 21 k $\Omega$ , $V_{O}$ = 5 V		86%			
		$V_{I}$ = 15 V, $R_{SET}$ = 78.7 k $\Omega$ , $V_{O}$ = 3.3 V		82%			
	Output voltage ripple	20 MHz bandwith		1% V <sub>0</sub>		V <sub>(PP)</sub>	
I <sub>O (LIM)</sub>	Current limit threshold	$\Delta V_{O} = -50 \text{ mV}$		3.2		А	
		1 A/µs load step from 50% to 100% I <sub>O</sub> max					
	Transient response	Recovery time		100		μs	
		V <sub>O</sub> over/undershoot		2.5		%Vo	
UVLO	Undervoltage lockout	V <sub>I</sub> increasing		5.5		V	
UVLO	Undervollage lockoul	V <sub>I</sub> decreasing		5.2		v	
		Input high voltage (V <sub>IH</sub> )	1		Open <sup>(4)</sup>	V	
	Inhibit control (pin 3)	Input low voltage (VIL)	-0.1		0.3	v	
		Input low current (IIL)		0.25		mA	
I <sub>I (STBY)</sub>	Input standby current	Pin 3 connected to GND		17		mA	
Fs	Switching frequency	Over V <sub>I</sub> and I <sub>O</sub> ranges	440	550	660	kHz	
CI	External input capacitance	Ceramic	2.2 (5)			μF	
		Nonceramic	100 (6)			υE	
Co	External output capacitance	Ceramic	200		200	μF	
		Equiv. series resistance (nonceramic)	10 (7)			mΩ	
MTBF	Calculated reliability	Per Telcordia SR-332, 50% stress, $T_A = 40^{\circ}C$ , ground benign	8.9			10 <sup>6</sup> H	

(1) For output voltages less than 10 V, the minimum input voltage is 7 V or  $(V_0 + 2)$  V, whichever is greater. For output voltages of 10 V and higher, the minimum input voltage is  $(V_0 + 2.5)$  V. See the Application Information section for further guidance.

(2) For output voltages less than 3.6 V, the maximum input voltage is 10 × V<sub>O</sub>. See the Application Information section for further guidance.
 (3) The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with with 100 ppm/°C or better temperature stability.

(4) This control pin has an internal pullup, and if left open circuit, the module operates when input power is applied. The open-circuit voltage is typically 1.5 V. A smal, I low-leakage (< 100 nA) MOSFET is recommended for control. See the Application Information section for further guidance.</p>

(5) An external 2.2-μF ceramic capacitor is required across the input (V<sub>1</sub> and GND) for proper operation. Locate the capacitor close to the module.

(6) 100 µF of output capacitance is required for proper operation. See the Application Information section for further guidance.

(7) This is the typical ESR for all the electrolytic (nonceramic) capacitance. Use 17 mΩ as the minimum when using maximum ESR values to calculate.



www.ti.com

## **ELECTRICAL CHARACTERISTICS**

operating at 25°C free-air temperature,  $V_1 = 24$  V,  $V_0 = 12$  V,  $I_0 = I_0$  (max),  $C_1 = 2 \times 4.7 \mu$ F,  $C_0 = 100 \mu$ F (unless otherwise noted)

		TEST CONDITIONS	PTN78000H				
	PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
			V <sub>O</sub> = 12 V	0.1		1.5	
lo	Output current	$T_A = 85^{\circ}C$ , natural convection airflow	V <sub>O</sub> = 15 V	0.1		1.5 <sup>(1)</sup>	А
			V <sub>O</sub> = 22 V	0.1		1 (1)	
VI	Input voltage range	Over I <sub>O</sub> range		15 <sup>(2)</sup>		36	V
	Set-point voltage tolerance	T <sub>A</sub> = 25°C				±2% <sup>(3)</sup>	
	Temperature variation	-40°C to +85°C			±0.5%		
Vo	Line regulation	Over V <sub>I</sub> range			±10		mV
vo	Load regulation	Over I <sub>O</sub> range			±10		mV
	Total output voltage variation	Includes set point, line, load $-40^{\circ}C < T_A < 85^{\circ}C$				±3% <sup>(3)</sup>	
			V <sub>I</sub> < 19 V	11.85		V <sub>1</sub> - 3	
V <sub>O</sub> Adj	Output voltage adjust		11.85		$V_{I} - 4$	V	
•0 / (a)	range		11.85		22		
η		V <sub>I</sub> = 24 V, R <sub>SI</sub>	<sub>ET</sub> = 383 k Ω, V <sub>O</sub> = 12 V		91%		
	Efficiency	V <sub>1</sub> = 24 V, F	$R_{SET} = 15 \text{ k}\Omega, \text{ V}_{O} = 15 \text{ V}$		93%		
		V <sub>I</sub> = 32 V, R	<sub>SET</sub> = 95.3 Ω, $V_0$ = 22 V		94%		
	Output voltage ripple	20 MHz bandwith			1% V <sub>O</sub>		V <sub>(PP)</sub>
I <sub>O (LIM)</sub>	Current limit threshold	$\Delta V_{O} = -50$ mV, minimum V <sub>I</sub>			2× I <sub>O(max)</sub>		А
		1 A/ $\mu s$ load step from 50% to 100% $I_Omax$					
	Transient response		Recovery time		200		μs
			V <sub>O</sub> over/undershoot		1		%V <sub>O</sub>
UVLO	Undervoltage lockout	V <sub>I</sub> increasing			12.2		V
UVLO	Undervoltage lockout	V <sub>I</sub> decreasing		12		v	
		Input high voltage (V <sub>IH</sub> )		1		Open (4)	V
	Inhibit control (pin 3)	Input low voltage (VIL)		-0.1		0.3	v
		Input low current (I <sub>IL</sub> )			0.25		mA
I <sub>I (STBY)</sub>	Input standby current	Pin 3 connected to GND			17		mA
Fs	Switching frequency	Over $V_I$ and $I_O$ ranges		440	550	660	kHz
Cı	External input capacitance	Ceramic		9.4 <sup>(5)</sup>			μF
		Nonceramic		100 (6)			μF
Co	External output capacitance	Ceramic				200	μг
		Equiv. series resistance (nonceramic)		10 (7)			mΩ
MTBF	Calculated reliability	Per Telcordia SR-332, 50% stress, $T_A = 40^{\circ}$ C, ground benign		8.9			10 <sup>6</sup> Hr

(1) The maximum output current is 1.5 A or the maximum output power is 22.5 W, whichever is less.

(2) For output voltages less than 19 V, the minimum input voltage is 15 V or  $(V_0 + 3)$  V, whichever is greater. For output voltages of 19 V and higher, the minimum input voltage is  $(V_0 + 4)$  V. See the Application Information section for further guidance.

(3) The set-point voltage tolerance is affected by the tolerance and stability of R<sub>SET</sub>. The stated limit is unconditionally met if R<sub>SET</sub> has a tolerance of 1% with with 100 ppm/°C or better temperature stability.

(4) This control pin has an internal pullup, and if left open circuit, the module operates when input power is applied. The open-circuit voltage is typically 1.5 V. A small, low-leakage (< 100 nA) MOSFET is recommended for control. See the Application Information section for further guidance.

(5) Two external 4.7-µF ceramic capacitors are required across the input (V<sub>I</sub> and GND) for proper operation. Locate the capacitor close to the module.


(6) 100 µF of output capacitance is required for proper operation. See the Application Information section for further guidance.

(7) This is the typical ESR for all the electrolytic (nonceramic) capacitance. Use 17 mΩ as the minimum when using maximum ESR values to calculate.

4

SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008

# **PIN ASSIGNMENT**




#### **TERMINAL FUNCTIONS**

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GND	1	I/O	This is the common ground connection for the $V_l$ and $V_O$ power connections. It is also the 0 V <sub>dc</sub> reference for the <i>Inhibit</i> and $V_O$ <i>Adjust</i> control inputs.
VI	2	I	The positive input voltage power node to the module, which is referenced to common GND.
Inhibit	3	I	The Inhibit pin is an open-collector/drain active-low input that is referenced to GND. Applying a low-level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module will produce an output whenever a valid input source is applied.
V <sub>O</sub> Adjust	4	0	A 1% resistor must be connected between this pin and GND (pin 1) to set the output voltage. If left open-circuit, the output voltage defaults to its minimum adjust value. The temperature stability of the resistor should be 100 ppm/°C (or better). The PTN78000W set-point range is 2.5 V to 12.6 V. The PTN78000H set-point range is 11.85 V to 22 V. The standard resistor value for a number of common output voltages is provided in the application information.
Vo	5	0	The regulated positive power output with respect to the GND node.

5



SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008



### TYPICAL CHARACTERISTICS (7-V INPUT)<sup>(1)(2)</sup>

(1) The electrical characteristic data has been developed from actual products tested at 25° C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 4.


Submit Documentation Feedback

Copyright © 2004–2008, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008




TYPICAL CHARACTERISTICS (15-V INPUT)<sup>(1)(2)</sup>

# (1) The electrical characteristic data has been developed from actual products tested at 25° C. This data is considered typical for the converter. Applies to Figure 5, Figure 6, and Figure 7.

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100-mm x 100-mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 8 and Figure 9.



SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008




**TYPICAL CHARACTERISTICS (24-V INPUT)**<sup>(1)(2)</sup>

- (1) The electrical characteristic data has been developed from actual products tested at 25° C. This data is considered typical for the converter. Applies to Figure 10, Figure 11, and Figure 12.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100-mm x 100-mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 13 through Figure 17.

TEXAS INSTRUMENTS

www.ti.com

SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008



(1) The electrical characteristic data has been developed from actual products tested at 25° C. This data is considered typical for the converter. Applies to Figure 18, Figure 19, and Figure 20.

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100-mm x 100-mm, double-sided PCB with 2 oz. copper. For surface mount packages, multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure 21 through Figure 26.

# whichever is higher.

Submit Documentation Feedback

requirements in the electrical characteristics table.)

Input Voltage Considerations

maximum advisable ratio between the regulator input and output voltage magnitudes.

As an example, for satisfactory performance, the operating input voltage range of the PTN78000x must adhere to the following requirements.

- 1. For PTN78000W output voltages lower than 10 V, the minimum input voltage is ( $V_0 + 2$  V) or 7 V, whichever is higher.
- 2. For PTN78000W output voltages equal to 10 V and higher, the minimum input voltage is ( $V_0$  + 2.5 V).
- 3. For PTN78000W, the maximum input voltage is  $(10 \times V_{\Omega})$  or 36 V, whichever is less.
- 4. For PTN78000H output voltages lower than 19 V, the minimum input voltage is (Vo + 3 V) or 15 V,
- 5. For PTN78000H output voltages equal to 19 V and higher, the minimum input voltage is ( $V_0$  + 4 V).

Table 1. R <sub>SET</sub> Formula Constants							
PRODUCT	V <sub>MIN</sub> (V)	R <sub>P</sub> (kΩ)					
PTN780x0W	2.5	6.49					

11.824

The PTN78000 is a step-down switching regulator. In order that the output remains in regulation, the input voltage must exceed the output by a minimum differential voltage. (Please refer to the input voltage range

Another consideration is the pulse width modulation (PWM) range of the regulator's internal control circuit. For stable operation, its operating duty cycle should not be lower than some minimum percentage. This defines the

6.65

#### General

10

A resistor must be connected between the V<sub>O</sub> Adjust control (pin 4) and GND (pin 1) to set the output voltage. The adjustment range is from 2.5 V to 12.6 V for PTN78000W. The adjustment range is from 11.85 V to 22 V for PTN78000H. If pin 4 is left open, the output voltage defaults to the lowest value.

APPLICATION INFORMATION

Adjusting the Output Voltage of the PTN78000 Wide-Output Adjust Power Modules

Table 2 gives the preferred value of the external resistor for several standard voltages, with the actual output voltage that the value provides. For other output voltages, the value of the required resistor can be calculated using Equation 1, and the constants for the applicable product in Table 1. Alternatilvey, R<sub>SET</sub> can be simply selected from the range of values given in Table 3. Figure 27 shows the placement of the required resistor.

$$R_{SET} = 54.9 \text{ k}\Omega \times \frac{1.25 \text{ V}}{\text{V}_{O} - \text{V}_{min}} - R_{P}$$

PTN780x0H

(1)




www.ti.com



SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008


As an example, Table 2 gives the operating input voltage range for the common output bus voltages. In addition, the Electrical Characteristics define the available output voltage adjust range for various input voltages.


PRODUCT	V <sub>o</sub> (Required) (V)	R <sub>SET</sub> (Standard Value) (kΩ)	V <sub>o</sub> (Actual) (V)	Operating V <sub>I</sub> Range (V)
	2.5	Open	2.5	7 to 25
PTN780x0W	3.3	78.7	3.306	7 to 33
F 1117 60X0VV	5	21	4.996	7 to 36
	12	0.732	12.002	14.5 to 36
	12	383	12.000	15 to 36
DTNZ00-011	15	15	14.994	18 to 36
PTN780x0H	18	4.42	18.023	21 to 36
	22	0.0953	21.998	26 to 36



- (1) A 0.05-W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 4 and 1 using dedicated PCB traces.
- (2) Never connect capacitors from  $V_0$  Adjust to GND or  $V_0$ . Any capacitance added to the  $V_0$  Adjust pin affects the stability of the regulator.

Figure 27. PTN78000W V<sub>O</sub>Adjust Resistor Placement





#### Table 3. PTN78000W Output Voltage Set-Point Resistor Values

TEXAS INSTRUMENTS

www.ti.com

# PTN78000W, PTN78000H

SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008



www.ti.com

Table 4.1 Throught Culput Voltage Set-1 Ont Resistor Values									
V <sub>o</sub> (V)	R <sub>SET</sub> (kΩ)	V <sub>o</sub> (V)	R <sub>SET</sub> (kΩ)	V <sub>o</sub> (V)	R <sub>SET</sub> (kΩ)				
11.85	2633	13.50	34.3	17.20	6.12				
11.90	896	13.65	30.9	17.40	5.66				
11.95	538	13.80	28.1	17.60	5.23				
12.00	383	13.95	25.6	17.80	4.83				
12.10	242	14.10	23.5	18.00	4.46				
12.15	204	14.25	21.6	18.20	4.11				
12.20	176	14.40	19.9	18.40	3.79				
12.25	154	14.55	18.5	18.60	3.48				
12.30	138	14.70	17.2	18.80	3.19				
12.35	124	14.85	16.0	19.00	2.91				
12.40	113	15.00	14.9	19.20	2.65				
12.45	103	15.15	13.9	19.40	2.41				
12.50	94.9	15.30	13.1	19.60	2.18				
12.55	87.9	15.45	12.3	19.80	1.95				
12.60	81.8	15.60	11.5	20.00	1.74				
12.65	76.4	15.75	10.8	20.20	1.54				
12.70	71.7	15.90	10.2	20.40	1.35				
12.75	67.5	16.05	9.59	20.60	1.17				
12.80	63.7	16.20	9.03	20.80	0.995				
12.85	60.2	16.35	8.51	21.00	0.829				
12.90	57.1	16.50	8.03	21.20	0.669				
12.95	54.3	16.65	7.57	21.40	0.516				
13.00	51.7	16.80	7.14	21.80	0.229				
13.05	49.3	17.10	6.36	22.00	0.09				

#### Table 4. PTN78000H Output Voltage Set-Point Resistor Values



www.ti.com

#### CAPACITOR RECOMMENDATIONS FOR PTN78000 WIDE-OUTPUT ADJUST POWER MODULES

#### PTN78000W Input Capacitor

The minimum requirement for the input of PTN78000W is 2.2  $\mu$ F of ceramic capacitance. The dielectric may be either an X5R or X7R temperature characteristic. Ceramic capacitors should be located within 0.5 inch (1,27 cm) of the regulator input pins. Electrolytic capacitors can be used at the input, but only in addition to the required ceramic capacitance. The minimum ripple current rating for any nonceramic capacitance must be at least 650 mArms. The ripple current rating of electrolytic capacitors is a major consideration when they are used at the input. This ripple current requirement can be reduced by placing more ceramic capacitors at the input, in addition to the minimum required capacitance.

Tantalum capacitors are not recommended for use at the input bus, as none were found to meet the minimum voltage rating of 2 x (maximum dc voltage + ac ripple). The 2x rating is standard practice for regular tantalum capacitors to ensure reliability. Polymer-tantalum capacitors are more reliable and are available with a maximum rating of typically 20 V. These can be used with input voltages up to 16 V.

#### PTN78000H Input Capacitor

The minimum requirement for the input of PTN78000H is  $2 \times 4.7 \mu$ F of ceramic capacitance. The dielectric may be either an X5R or X7R temperature characteristic. Ceramic capacitors should be located within 0.5 inch (1,27 cm) of the regulator input pins. Electrolytic capacitors can be used at the input, but only in addition to the required ceramic capacitance. The minimum ripple current rating for any nonceramic capacitance must be at least 350 mArms. The ripple current rating of electrolytic capacitors is a major consideration when they are used at the input. This ripple current requirement can be reduced by placing more ceramic capacitors at the input, in addition to the minimum required capacitance.

Tantalum capacitors are not recommended for use at the input bus, as none were found to meet the minimum voltage rating of 2 x (maximum dc voltage + ac ripple). The 2x rating is standard practice for regular tantalum capacitors to ensure reliability. Polymer-tantalum capacitors are more reliable and are available with a maximum rating of typically 20 V. These can be used with input voltages up to 16 V.

#### PTN78000W and PTN78000H Output Capacitors

The minimum capacitance required to insure stability is a 100  $\mu$ F. Either ceramic or electrolytic-type capacitors can be used. The minimum ripple current rating for the nonceramic capacitance must be at least 150 mA rms. The stability of the module and voltage tolerances will be compromised if the capacitor is not placed near the output bus pins. A high-quality, computer-grade electrolytic capacitor should be adequate. A ceramic capacitor can be also be located within 0.5 inch (1,27 cm) of the output pin.

For applications with load transients (sudden changes in load current), the regulator response improves with additional capacitance. Additional electrolytic capacitors should be located close to the load circuit. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz. Aluminum electrolytic capacitors are suitable for ambient temperatures above 0°C. For operation below 0°C, tantalum or OS-CON type capacitors are recommended. When using one or more nonceramic capacitors, the calculated equivalent ESR should be no lower than 10 m $\Omega$  (17 m $\Omega$  using the manufacturer's maximum ESR for a single capacitor). A list of capacitors and vendors are identified in Table 5 and Table 6, the recommended capacitor tables.

#### **Ceramic Capacitors**

Above 150 kHz the performance of aluminum electrolytic capacitors becomes less effective. To further reduce the reflected input ripple current, or the output transient response, multilayer ceramic capacitors must be added. Ceramic capacitors have low ESR and their resonant frequency is higher than the bandwidth of the regulator. When placed at the output, their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed 200  $\mu$ F.

Copyright © 2004–2008, Texas Instruments Incorporated



# PTN78000W, PTN78000H

#### www.ti.com

#### SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008

#### **Tantalum Capacitors**

Tantalum type capacitors may be used at the output, and are recommended for applications where the ambient operating temperature can be less than 0°C. The AVX TPS, Sprague 593D/594/595, and Kemet T495/T510/T520 capacitors series are suggested over many other tantalum types due to their rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have considerably higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable as they have lower power dissipation and surge current ratings. Tantalum capacitors that do not have a stated ESR or surge current rating are not recommended for power applications. When specifying OS-CON and polymer tantalum capacitors for the output, the minimum ESR limit is encountered well before the maximum capacitance value is reached.

#### Capacitor Table

The capacitor table, Table 5 and Table 6, identifies the characteristics of capacitors from various vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type. This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The rms rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.

#### **Designing for Load Transients**

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 1 A/ $\mu$ s. The typical voltage deviation for this load transient is given in the data sheet specification table using the required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation of any dc/dc converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases, special attention must be paid to the type, value, and ESR of the capacitors selected.

If the transient performance requirements exceed those specified in the data sheet, the selection of output capacitors becomes more important. Review the minimum ESR in the characteristic data sheet for details on the capacitance maximum.

	CAPACITOR CHARACTERISTICS						ANTITY		
CAPACITOR VENDOR/ COMPONENT SERIES	WORKING VOLTAGE (V)	VALUE (µF)	EQUIVALENT SERIES RESISTANCE (ESR) (Ω)	85°C MAXIMUM RIPPLE CURRENT (I <sub>rms</sub> ) (mA)	PHYSICAL SIZE (mm)	INPUT BUS	OUTPUT BUS	VENDOR NUMBER	
Panasonic									
FC (Radial)	50	180	0.119	850	10 x 16	1	1	EEUFC1H181	
FC (SMD)	3	100	0.150	670	10 x 10,2	1 <sup>(1)</sup>	1	EEVFC1V101P	
United Chemi-Con									
PXA (SMD)	16	180	0.016	4360	8 x 12	1 (1)	1	PXA16VC180MF60	
LXZ	50	120	0.160	620 x 2	10 x 12,5	2	1	LXZ50VB121M10X12LL	
MVY (SMD)	50	100	0.300	500	10 x 10	1 <sup>(1)</sup>	1	$\begin{array}{l} MVY50VC101M10X10TP \\ (V_{O} \leq 5.5 \ V) \end{array}$	
Nichicon									
UWG (SMD)	50	100	0.300	500	10 x 10	1 <sup>(1)</sup>	1	UWG1H101MNR1GS ( $V_0 \leq 5.5 V$ )	
F55 (Tantalum)	10	100	0.055	2000	7,7 x 4,3	N/R <sup>(1)</sup>	$\leq 3^{(2)}$	F551A107MN (V <sub>O</sub> ≤ 5 V)	
HD (Radial)	50	100	0.074	724	8 x 11,5	1	1	UHD1H101MPR	

#### Table 5. Recommended Input/Output Capacitors (PTN78000W)

(1) The voltage rating of the input capacitor must be selected for the desired operating input voltage range of the regulator. To operate the regulator at a higher input voltage, select a capacitor with the next higher voltage rating.

(2) The maximum voltage rating of the capacitor must be selected for the desired set-point voltage (V<sub>O</sub>). To operate at a higher output voltage, select a capacitor with a higher voltage rating.



SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008

#### Table 5. Recommended Input/Output Capacitors (PTN78000W) (continued)

		CAP	ACITOR CHARAC	TERISTICS		QU	ANTITY		
CAPACITOR VENDOR/ COMPONENT SERIES	WORKING VOLTAGE (V)	VALUE (µF)	EQUIVALENT SERIES RESISTANCE (ESR) (Ω)	85°C MAXIMUM RIPPLE CURRENT (I <sub>rms</sub> ) (mA)	PHYSICAL SIZE (mm)	INPUT BUS	OUTPUT BUS	VENDOR NUMBER	
Sanyo OS-CON									
SVP (SMD)	20	100	0.024	2500	8 x 12	1 <sup>(3)</sup>	≤2	20SVP100M (V <sub>I</sub> and V <sub>O</sub> $\leq$ 16 V)	
SP	16	100	0.032	2890	10 × 5	1 <sup>(3)</sup>	≤ 2	16SP100M (V <sub>I</sub> and V <sub>O</sub> $\leq$ 14 V)	
AVX Tantalum TPS (SMD)	20	100	0.085	1543	7,3 x 4,3 x 4,1	N/R <sup>(4)</sup>	≤ 3	TPSV107M020R0085 (V <sub>O</sub> ≤ 10 V)	
	20	100	0.200	> 817	7,3 x 4,3 x 4,1	N/R <sup>(4)</sup>	≤ 3	TPSE107M020R0200 (V <sub>O</sub> ≤ 10 V)	
Murata X5R Ceramic	6.3	100	0.002	>1000	3225	N/R <sup>(3)</sup>	≤ 2	$\begin{array}{l} GRM32ER60J107M \\ (V_{O} \leq 5.5 \ V) \end{array}$	
TDK X5R Ceramic	6.3	100	0.002	>1000	3225	N/R <sup>(3)</sup>	≤ 2	C3225X5R0J107MT ( $V_0 \le 5.5 V$ )	
Murata X5R Ceramic	16	47	0.002	>1000	3225	1 (3)	≤ 4	GRM32ER61C476M ( $V_1$ and $V_0 \le 13.5$ V)	
Kemet X5R Ceramic	6.3	47	0.002	>1000	3225	N/R <sup>(3)</sup>	≤ 4	C1210C476K9PAC (V <sub>O</sub> ≤ 5.5 V)	
TDK X5R Ceramic	6.3	47	0.002	>1000	3225	N/R <sup>(3)</sup>	≤ 4	C3225X5R0J476MT ( $V_0 \le 5.5 V$ )	
Murata X5R Ceramic	6.3	47	0.002	>1000	3225	N/R <sup>(3)</sup>	≤ 4	GRM422X5R476M6.3 (V <sub>O</sub> ≤ 5.5 V)	
TDK X7R Ceramic	25	2.2	0.002	>1000	SMD	≥ 1 <sup>(5)</sup>	1	C3225X7R1E225KT/MT ( $V_1$ and $V_0 \le 20$ V)	
Murata X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 1 <sup>(5)</sup>	1	GRM32RR71E225K ( $V_1$ and $V_0 \le 20$ V)	
Kermet X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 1 <sup>(4)</sup>	1	C1210C225K3RAC ( $V_1$ and $V_0 \le 20$ V)	
AVX X7R Ceramic	25	2.2	0.002	>1000		≥ 1 <sup>(4)</sup>	1	12103C225KAT2A ( $V_1$ and $V_0 \le 20$ V)	
Kemet X7R Ceramic	50	1	0.002	>1000	SMD	≥ 2 <sup>(6)</sup>	1	C1210C105K5RAC	
Murata X7R Ceramic	50	4.7	0.002	>1000		≥ 1	1	GRM32ER71H475KA88L	
TDK X7R Ceramic	50	2.2	0.002	>1000		≥ 1	1	C3225X7R1H225KT	
Murata X7R Ceramic	50	1	0.002	>1000	3225	≥ 2 <sup>(6)</sup>	1	GRM32RR71H105KA01L	
TDK X7R Ceramic	50	1	0.002	>1000	3225	≥ 2 <sup>(6)</sup>	1	C3225X7R1H105KT	
Kemet Radial Through-hole	50	1	0.002	>1000	5,1 x 7,6 × 9,1	≥ 2 <sup>(6)</sup>	1	C330C105K5R5CA	
Murata Radial Through-hole	50	2.2	0.004	>1000	10 x 10	1	1	RPER71H2R2KK6F03	

(3) The voltage rating of the input capacitor must be selected for the desired operating input voltage range of the regulator. To operate the regulator at a higher input voltage, select a capacitor with the next higher voltage rating.

(4) Not reccomended (N/R). The voltage rating does not meet the minimum operating limits in most applications.

(5) The maximum rating of the ceramic capacitor limits the regulator's operating input voltage to 20 V. Select a alternative ceramic component to operate at a higher input voltage.

(6) A total capacitance of  $2 \mu F$  is an acceptable replacement value for a single 2.2- $\mu F$  ceramic capacitor.



XΔS

**NSTRUMENTS** 

#### SLTS230C-NOVEMBER 2004-REVISED SEPTEMBER 2008

#### Table 6. Recommended Input/Output Capacitors (PTN78000H)

		CAPA	CITOR CHARACT	QU	ANTITY				
CAPACITOR VENDOR/ COMPONENT SERIES	WORKING VOLTAGE (V)	VALUE (µF)	EQUIVALENT SERIES RESISTANCE (ESR) (Ω)	85°C MAXIMUM RIPPLE CURRENT (I <sub>rms</sub> ) (mA)	PHYSICAL SIZE (mm)	INPUT BUS	OUTPUT BUS	VENDOR NUMBER	
Panasonic									
FC (Radial)	50	100	0.162	615	10 × 12,5	1	1	EEUFC1H1081	
FK (SMD)	50	150	0.180	670	10 × 10,2	1	1	EEVFK1H151P	
FC (SMD)	35	100	0.150	670	10 × 10,2	1 <sup>(1)</sup>	1	EEVFC1V101P (V <sub>1</sub> ≤ 32 V)	
United Chemi-Con									
PS (Radial)	25	100	0.020	4320	8 × 12,5	1 (1)	≤ 1	25PS100MJ12 ( $V_I$ and $V_O \le 22 V$ )	
LXZ	50	120	0.160	620	10 × 12,5	1	1	LXZ50VB121M10X12LL	
MVY (SMD)	50	100	0.300	500	10 × 10	1	1	MVY50VC101M10X10TP	
Nichicon UWG (SMD)	50	100	0.300	500	10 × 10	1	1	UWG1H101MNR1GS	
F55 (Tantalum)	10	100	0.055	2000	7,7 × 4,3	N/R <sup>(1)</sup>	≤ 3 <sup>(2)</sup>	F551A107MN (V <sub>O</sub> ≤ 5 V)	
HD (Radial)	50	100	0.074	724	8 × 11,5	1	1	UHD1H101MPR	
Sanyo OS-CON									
SVP (SMD)	20	100	0.024	2500	8 × 12	1 <sup>(1)</sup>	≤ 2	20SVP100M (V <sub>I</sub> and V <sub>O</sub> $\leq$ 16 V)	
SP	20	120	0.024	3110	8 × 10,5	1 <sup>(1)</sup>	≤ 2	20SP120M (V <sub>I</sub> and V <sub>O</sub> $\leq$ 16 V)	
Murata X5R Ceramic	16	47	0.002	>1000	3225	1 (1)	1	GRM32ER61C476M (V <sub>O</sub> ≤ 13.5 V)	
TDK X7R Ceramic	25	2.2	0.002	>1000	SMD	≥ 5 <sup>(3)</sup>	1	C3225X7R1E225KT/MT ( $V_1$ and $V_0 \le 20$ V)	
Murata X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 5 <sup>(3)</sup>	1	GRM32RR71E225K ( $V_{\rm I}$ and $V_{\rm O} \le 20$ V)	
Kemet X7R Ceramic	25	2.2	0.002	>1000	3225	≥ 5 <sup>(3)</sup>	1	C1210C225K3RAC (V <sub>1</sub> and V <sub>0</sub> $\leq$ 20 V)	
AVX X7R Ceramic	25	2.2	0.002	>1000	>1000		1	12103C225KAT2A (V <sub>I</sub> and V <sub>O</sub> $\leq$ 20 V)	
Kemet X7R Ceramic	50	1	0.002	>1000	SMD	≥ 9 <sup>(4)</sup>	1	C1210C105K5RAC	
Murata X7R Ceramic	50	4.7	0.002	>1000		≥ 2	1	GRM32ER71H475KA88L	
TDK X7R Ceramic	50	3.3	0.002	>1000		≥ 3	1	CKG45NX7R1H335M	
Kemet Radial Through-hole	50	4.7	0.003	>1000	5,1 × 7,6 × 9,1	≥ 2	1	C350C475K5R5CA	
Murata Radial Through-hole	50	3.3	0.003	>1000	12,5 × 12,5	3	1	RPER71H3R3KK6F03	

(1) The voltage rating of the input capacitor must be selected for the desired operating input voltage range of the regulator. To operate the regulator at a higher input voltage, select a capacitor with the next higher voltage rating.

(2) The maximum voltage rating of the capacitor must be selected for the desired set-point voltage (V<sub>O</sub>). To operate at a higher output voltage, select a capacitor with a higher voltage rating.

(3) The maximum rating of the ceramic capacitor limits the regulator's operating input voltage to 20 V. Select a alternative ceramic component to operate at a higher input voltage.

(4) A total capacitance of 2 µF is an acceptable replacement value for a single 2.2-µF ceramic capacitor

## TEXAS INSTRUMENTS

www.ti.com

### **Power-Up Characteristics**

When configured per the standard application, the PTN78000 power module produces a regulated output voltage following the application of a valid input source voltage. During power up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay (typically 5 ms–10 ms) into the power-up characteristic. This is from the point that a valid input source is recognized. Figure 28 shows the power-up waveforms for a PTN78000W, operating from a 12-V input and with the output voltage adjusted to 5 V. The waveforms were measured with a 1.5-A resistive load.




Figure 28. Power-Up Waveforms

### **Undervoltage Lockout**

The undervoltage lockout (UVLO) circuit prevents the module from attempting to power up until the input voltage is above the UVLO threshold. This prevents the module from drawing excessive current from the input source at power up. Below the UVLO threshold, the module is held off.

### **Current Limit Protection**

The PTN78000 modules protect against load faults with a continuous current limit characteristic. Under a load fault condition, the output current cannot exceed the current limit value. Attempting to draw current that exceeds the current limit value causes the module to progressively reduce its output voltage. Current is continuously supplied to the fault until it is removed. On removal of the fault, the output voltage promptly recovers. When limiting output current, the regulator experiences higher power dissipation, which increases its temperature. If the temperature increase is excessive, the module's overtemperature protection begins to periodically turn the output voltage completely off.

### **Overtemperature Protection**

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in temperature may be the result of a drop in airflow, a high ambient temperature, or a sustained current-limit condition. If the junction temperature of the internal control IC rises excessively, the module turns off, reducing the output voltage to zero. The module instantly restarts when the sensed temperature decreases by a few degrees.

**Note:** Overtemperature protection is a last resort mechanism to prevent damage to the module. It should not be relied on as permanent protection against thermal stress. Always operate the module within its temperature derated limits, for the worst-case operating conditions of output current, ambient temperature, and airflow. Operating the module above these limits, albeit below the thermal shutdown temperature, reduces the long-term reliability of the module.



#### www.ti.com

#### **Output On/Off Inhibit**

For applications requiring output voltage on/off control, the PTN78000 power module incorporates an output on/off Inhibit control (pin 3). The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power module functions normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to  $V_1$  with respect to GND. Figure 29 shows the the circuit used to demonstrate the inhibit function. Note the discrete transistor (Q1). Turning Q1 on applies a low voltage to the *Inhibit* control pin and turns the module off. The output voltage decays as the load circuit discharges the capacitance. The current drawn at the input is reduced to typically 17 mA. If Q1 is then turned off, the module executes a soft-start power up. A regulated output voltage is produced within 20 ms Figure 30 shows the typical rise in the output voltage, following the turn off of Q1. The turn off of Q1 corresponds to the fall in the waveform, Q1 V<sub>GS</sub>. The waveforms were measured with a 1.5-A resistive load.




Figure 29. On/Off Inhibit Control Circuit




Figure 30. Power Up Response From Inhibit Control



### **Optional Input/Output Filters**

Power modules include internal input and output ceramic capacitors in all their designs. However, some applications require much lower levels of either input reflected or output ripple/noise. This application note describes various filters and design techniques found to be successful in reducing both input and output ripple/noise.

#### Input/Output Capacitors

The easiest way to reduce output ripple and noise is to add one or more  $1-\mu F$  ceramic capacitors, such as C4 shown in Figure 31. Ceramic capacitors should be placed close to the output power terminals. A single  $1-\mu F$  capacitor reduces the output ripple/noise by 10% to 30% for modules with a rated output current of less than 3 A. (Note: C3 is recommended to improve the regulators transient response and does not reduce output ripple and noise.)

Switching regulators draw current from the input line in pulses at their operating frequency. The amount of reflected (input) ripple/noise generated is directly proportional to the equivalent source impedance of the power source including the impedance of any input lines. The addition of C1, minimum  $1-\mu$ F ceramic capacitor, near the input power pins, reduces reflected conducted ripple/noise by 30% to 50%.






Figure 31. Adding High-Frequency Bypass Capacitors To The Input and Output

#### $\pi$ Filters

If a further reduction in ripple/noise level is required for an application, higher order filters must be used. A  $\pi$  (pi) filter, employing a ferrite bead (Fair-Rite part number 2673000701 or equivalent) in series with the input or output terminals of the regulator reduces the ripple/noise by at least 20 db (see Figure 32 and Figure 33). In order for the inductor to be effective in reduction of ripple and noise ceramic capacitors are required. (Note: see Capacitor Recommendations for the PTN78000W for additional information on vendors and component suggestions.)


These inductors plus ceramic capacitors form an excellent filter because of the rejection at the switching frequency (650 kHz - 1 MHz). The placement of this filter is critical. It must be located as close as possible to the input or output pins to be effective. The ferrite bead is small (12,5 mm x 3 mm), easy to use, low cost, and has low dc resistance. Fair-Rite also manufactures a surface-mount bead (part number 2773021447), through hole (part number 2673000701) rated to 5 A, but in this application, it is effective to 5 A on the output bus. Inductors in the range of 1  $\mu$ H to 5  $\mu$ H can be used in place of the ferrite inductor bead.






Texas

INSTRUMENTS








Figure 33. *π*-Filter Attenuation vs. Load Current



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTN78000HAH	ACTIVE	Through- Hole Module	EUS	5	56	RoHS Exempt & Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTN78000HAS	ACTIVE	Surface Mount Module	EUT	5	49	Non-RoHS & Green	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTN78000HAZ	ACTIVE	Surface Mount Module	EUT	5	49	RoHS (In Work) & Green (In Work)	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTN78000WAH	ACTIVE	Through- Hole Module	EUS	5	56	RoHS Exempt & Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTN78000WAS	ACTIVE	Surface Mount Module	EUT	5	49	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTN78000WAST	ACTIVE	Surface Mount Module	EUT	5	250	Non-RoHS & Green (In Work)	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85		Samples
PTN78000WAZ	ACTIVE	Surface Mount Module	EUT	5	49	RoHS Exempt & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples
PTN78000WAZT	ACTIVE	Surface Mount Module	EUT	5	250	RoHS Exempt & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EUS (R-PDSS-T5)

DOUBLE SIDED MODULE




B. This drawing is subject to change without notice.
 C. 2 place decimals are ±0.030 (±0,76mm).

- D. 3 place decimals are  $\pm 0.000$  ( $\pm 0,70$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040 (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
  G. All pins: Material - Copper Alloy
  - Finish Tin (100%) over Nickel plate



EUT (R-PDSS-B5)

DOUBLE SIDED MODULE



NOTES: All linear dimensions are in inches (mm).

- А. В. This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.030$  ( $\pm 0.76$ mm). D. 3 place decimals are  $\pm 0.010$  ( $\pm 0.25$ mm).
- Ε. Recommended keep out area for user components.
- F. Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate Ι. Solder Ball - See product data sheet.
- J. Dimension prior to reflow solder.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated