







SN65HVD3080E, SN65HVD3083E, SN65HVD3086E SLLS771F - NOVEMBER 2006 - REVISED MARCH 2023

## SN65HVD308xE Low-Power RS-485 Full-Duplex Drivers and Receivers

#### 1 Features

- · Low quiescent power
  - 375 µA (Typical) Enabled mode
  - 2 nA (Typical) Shutdown mode
- Small MSOP package
- 1/8 Unit-Load—Up to 256 nodes per bus
- 16 kV Bus-pin ESD protection, 6 kV all pins
- Failsafe receiver (bus open, short, idle)
- TIA/EIA-485A Standard compliant
- RS-422 Compatible
- Power-up, power-down glitch-free operation

### 2 Applications

- Motion controllers
- Point-of-sale (POS) terminals
- Rack-to-rack communications
- Industrial networks
- Power inverters
- Battery-powered applications
- **Building automation**





Figure 2-1. DGS Package (Top View)



NC - No internal connection Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally

Figure 2-2. D Package (Top View)

### 3 Description

Each of these devices is a balanced driver and receiver designed for full-duplex RS-485 or RS-422 data bus networks. Powered by a 5-V supply, they are fully compliant with the TIA/EIA-485A standard.

With controlled bus output transition times, the devices are suitable for signaling rates from 200 kbps to 20 Mbps.

The devices are designed to operate with a low supply current, less than 1 mA (typical), exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.


The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as motion controllers, electrical inverters, industrial networks, and cabled chassis interconnects where noise tolerance is essential.

These devices are characterized for operation over the temperature range -40°C to 85°C

#### **Device Information**

PART NUMBER	SIGNALING RATE	PACKAGE <sup>(1)</sup>
SN65HVD3080E	200 kbps	DGS, DGSR 10-pin
SN65HVD3083E	1 Mbps	MSOP <sup>(2)</sup>
SN65HVD3086E	20 Mbps	D 14-pin SOIC

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2)The R suffix indicated tape and reel.





### **Table of Contents**

1 Features	1 5.11 Typical Characteristics	7
2 Applications		
3 Description		11
4 Revision History	2 7.1 Function Tables	11
5 Specifications	3 7.2 Equivalent Input and Output Schematic I	Jiagrams <mark>12</mark>
5.1 Absolute Maximum Ratings	3 8 Application Information	13
5.2 Power Dissipation Ratings		
5.3 Electrostatic Discharge Protection		
5.4 Supply Current		
5.5 Recommended Operating Conditions		
5.6 Thermal Information		
5.7 Driver Electrical Characteristics		
5.8 Driver Switching Characteristics		14
5.9 Receiver Electrical Characteristics		
5.10 Receiver Switching Characteristics	6 Information	14
NOTE: Page numbers for previous revisions may different changes from Revision E (November 2012) to Rev	vision F (March 2023)	
Deleted the Ordering Information table		
Added the Device Information table		
Added the Thermal Information table		4
Changed the Typical Characteristics		7
Changes from Revision D (January 2011) to Revision	ion E (November 2012)	Page
Added Power-Up, Power-Down Glitch-Free Opera	tion to <i>Features</i>	1
Changed ENABLE in DRIVER FUNCTION TABLE	from L to L or OPEN	11
Changed ENABLE in RECEIVER FUNCTION TAB		
Added Application Information section		13
Changes from Revision C (December 2009) to Rev	vision D (January 2011)	Page
Added Differential input voltage dynamic to RECO	MMENDED OPERATING CONDITIONS	4
Added Figure 7-1		
Changes from Revision B (March 2007) to Revisio		Page
Added D package		
<ul> <li>Added D package information to Power Dissipation</li> </ul>		
Changed Electrostatic Discharge Protection		
Changed Supply Current information		
Changed Receiver Switching Characteristics		
Changed Figure 6-5		8
Changed Figure 6-6		8



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	–0.3 V to 7 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	–9 V to 14 V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100 $\Omega$ . See Figure 6-10 (A, B, Y, Z)	–50 to 50 V
V <sub>I</sub>	Input voltage range (D, DE, RE)	-0.3 V to V <sub>CC</sub> +0.3 V
$P_D$	Continuous total power dissipation	See the dissipation rating table
T <sub>J</sub>	Junction temperature	170°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 Power Dissipation Ratings

PACKAGE	PACKAGE T <sub>A</sub> < 25°C		T <sub>A</sub> = 85°C
10-pin MSOP (DGS)	463 mW	3.71 mW/°C	241 mW
14-pin SOIC (D)	765 mW	6.1 mW/°C	400 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### 5.3 Electrostatic Discharge Protection

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Human Body Model <sup>(1)</sup>	A,B,Y,Z, and GND	16			kV
	All pins		6		
Charged Device Mode <sup>(2)</sup>	All pins	1.5		kV	
Machine Model <sup>(3)</sup>	All pins	400		V	

Tested in accordance JEDEC Standard 22, Test Method A114-A. Bus pin stressed with respect to a common connection of GND and V<sub>CC</sub>.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> Tested in accordance JEDEC Standard 22, Test Method C101.

<sup>(3)</sup> Tested in accordance JEDEC Standard 22, Test Method A115.



### 5.4 Supply Current

over recommended operating conditions unless otherwise noted

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply current	RE at 0 V, D and DE at V <sub>CC,</sub> No load	Receiver enabled, Driver enabled		375	750	μА
		RE at 0 V, D and DE at 0 V, No load	Receiver enabled, Driver disabled		300	680	μA
I <sub>CC</sub>		$\overline{\text{RE}}$ at $V_{\text{CC}}$ , D and DE at $V_{\text{CC}}$ , No load	Receiver disabled, Driver enabled		240	600	μА
		RE and D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disabled, Driver disabled		2	1000	nA

### 5.5 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5 5	5.5	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (s	s terminal (separately or common mode) -7 <sup>(1)</sup> 12		V		
V <sub>IH</sub>	High-level input voltage	D, DE, RE	2	?	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	D, DE, RE	(	)	0.8	V
V	Differential input voltage		-12	2	12	V
V <sub>ID</sub>		Dynamic, See Figure 7-1				V
		Driver	-60	)		m Λ
I <sub>OH</sub>	High-level output current	Receiver	-10	)		mA
	Lave laved authorit accomment	Driver			60	А
I <sub>OL</sub>	Low-level output current	Receiver			10	mA
TJ	Junction temperature				150	°C
T <sub>A</sub>	Ambient still-air temperature		-40	)	85	C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### **5.6 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGS (VSSOP)	UNIT
	I DERIMAL INETRIC	14 PINS	10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	75.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	47.5	22.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	44.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.2	1.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	48.9	44.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### **5.7 Driver Electrical Characteristics**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Diff. I' I I I I I	No load, I <sub>O</sub> = 0	3	4.3	V <sub>CC</sub>	
N/ 1		$R_L$ = 54 $\Omega$ , See Figure 6-1	1.5	2.3		V
V <sub>OD</sub>	Differential output voltage	V <sub>test</sub> = -7 V to 12 V, See Figure 6-2	1.5			V
		R <sub>L</sub> = 100 Ω, See Figure 6-1	2			
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage	$R_L$ = 54 Ω, See Figure 6-1 and Figure 6-2	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1	2.6	3	
ΔV <sub>OC(SS)</sub>	Common-mode output voltage (Dominant)	See Figure 6-3	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			0.5		
		$V_{CC} = 0 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = 12 \text{ V}$ Other input at 0 V			1	
$I_{Z(Y)}$ or	US-b investors at the subset of succession	$V_{CC}$ = 0 V, $V_{(Z)}$ or $V_{(Y)}$ = -7 V Other input at 0 V	-1			4
$I_{Z(Z)}$	High-impedance state output current	$V_{CC}$ = 5 V, $V_{(Z)}$ or $V_{(Y)}$ = 12 V Other input at 0 V			1	μA
		$V_{CC}$ = 5 V, $V_{(Z)}$ or $V_{(Y)}$ = -7 V Other input at 0 V	-1			
l <sub>l</sub>	Input current	D, DE	-100		100	μA
Ios	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V	-250		250	mA

## **5.8 Driver Switching Characteristics**

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
				1.3	μs		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output	HVD3083E	-		150	500	ns
PHL	Tropagation dotaly time, mgm to low lover output	HVD3086E	-		12	20	ns
		HVD3080E	$R_1 = 54 \Omega$	0.5	0.9	1.5	μs
t <sub>r</sub> , t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	HVD3083E	$C_{L} = 50 \text{ pF},$		200	300	ns
٦	2 more man carpar enginar tam amo	HVD3086E	See Figure 6-4		7	15	ns
		HVD3080E			20	200	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD3083E	-		5	50	ns
		HVD3086E	-		1.4	5	ns
	Propagation delay time, high-impedance-to-high-level output	HVD3080E			2.5	7	μs
t <sub>PZH</sub>		HVD3083E	$R_L = 110 \Omega$ , RE at 0 V, See Figure 6-5		1	2.5	μs
		HVD3086E			13	30	ns
		HVD3080E			80	200	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	HVD3083E			60	100	ns
	ngn level to high impossition carpat	HVD3086E			12	30	ns
		HVD3080E			2.5	7	μs
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	HVD3083E	-		1	2.5	μs
	oupu.	HVD3086E	$R_L = 110 \Omega$		13	30	ns
		HVD3080E	RE at 0 V, See Figure 6-6		80	200	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	HVD3083E			60	100	ns
	output	HVD3086E	1		12	30	ns
t <sub>PZH</sub> ,	Propagation delay time, standby-to-high-level output (\$	See Figure 6-5)	D 4400 EE 4044		2.5	-	
$t_{PZL}$	Propagation delay time, standby-to-low-level output (S	ee Figure 6-6)	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V		3.5	7	μs



#### **5.9 Receiver Electrical Characteristics**

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential in	put threshold voltage	I <sub>O</sub> = -10 mA	-0.08 -0.01		-0.01	V
V <sub>IT-</sub>	Negative-going differential i	nput threshold voltage	I <sub>O</sub> = 10 mA	-0.2	-0.1		V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V	IT-)			30		mV
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -10 mA, See Figure 6-7 and Figure 6-8	4	4.6		V
V <sub>OL</sub>	Low-level output voltage		V <sub>ID</sub> = -200 mV, I <sub>OH</sub> = 10 mA, See Figure 6-7 and Figure 6-8	0.15 0.		0.4	V
I <sub>OZ</sub>	High-impedance-state outp	ut current	V <sub>O</sub> = 0 or V <sub>CC</sub>	-1		1	μA
		Other invested 014	V <sub>A</sub> or V <sub>B</sub> = 12 V		0.04	0.11	
	Pug input current		V <sub>A</sub> or V <sub>B</sub> = 12 V, V <sub>CC</sub> = 0 V		0.06	0.13	mA
1	Bus input current	Other input at 0V	$V_A$ or $V_B = -7 V$	-0.1	-0.04		ША
			$V_A$ or $V_B = -7 \text{ V}$ , $V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I <sub>IH</sub>	High-level input current		V <sub>IH</sub> = 2 V	-60	-30		μΑ
I <sub>IL</sub>	Low-level input current		V <sub>IL</sub> = 0.8 V	-60	-30		μA
C <sub>ID</sub>	Differential input capacitano	e	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V		7		pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

### 5.10 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			75	100		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	Ī., , <u>, , , , , , , , , , , , , , , , , </u>	V - 15V to 15V		79	100	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>L</sub> = 15 pF, See Figure 6-8			4	10	ns
t <sub>r</sub>	Output signal rise time	οι το ρι , σο	O <sub>L</sub> = 10 μ1, σcc 1 iguic σ-σ		1.5	3	
t <sub>f</sub>	Output signal fall time				1.8	3	
t <sub>PZH</sub> ,	Output enable time		DE at V <sub>CC</sub> , See Figure 6-9		10	50	ns
t <sub>PZL</sub>		From standby	DE at GND, See Figure 6-9		1.7	3.5	μs
t <sub>PHZ,</sub> t <sub>PLZ</sub>	Output disable time		DE at GND or V <sub>CC</sub> , See Figure 6-9		7	50	ns



### 5.11 Typical Characteristics




Figure 5-1. Input Bias Current vs BUS Input Voltage




Figure 5-2. HVD3080E Supply Current vs Signaling Rate




Figure 5-3. HVD3083E Supply Current vs Signaling Rate




Figure 5-4. HVD3086E Supply Current vs Signaling Rate




Figure 5-5. Differential Output Voltage vs Differential Output Current




Figure 5-6. Receiver Output Voltage vs Differential Input Voltage



#### **6 Parameter Measurement Information**




Figure 6-1. Driver V<sub>OD</sub> Test Circuit and Current Definitions




Figure 6-2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit




Figure 6-3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 6-4. Driver Switching Test Circuit and Voltage Waveforms




Figure 6-5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 6-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 6-7. Receiver Voltage and Current Definitions




Figure 6-8. Receiver Switching Test Circuit and Voltage Waveforms







Figure 6-9. Receiver Enable and Disable Test Circuit and Voltage Waveforms



A. This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 6-10. Transient Overvoltage Test Circuit



### 7 Device Information




Figure 7-1. Recommended Minimum Differential Input Voltage vs Signaling Rate

### 7.1 Function Tables

#### **DRIVER**

INPUT <sup>(1)</sup>	ENABLE	ОИТІ	PUTS		
D	DE	Y	Z		
Н	Н	Н	L		
L	Н	L	Н		
X	L or OPEN	Z	Z		
Open	Н	Н	L		

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate


#### **RECEIVER**

$ \begin{aligned} & \text{DIFFERENTIAL INPUTS}^{(1)} \\ & \text{V}_{\text{ID}} = \text{V}_{\text{(A)}} \cdot \text{V}_{\text{(B)}} \end{aligned} $	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≤ -0.2 V	L	L
-0.2 V < V <sub>ID</sub> < -0.01 V	L	?
-0.01 V ≤ V <sub>ID</sub>	L	Н
X	H or OPEN	Z
Open Circuit	L	Н
BUS Idle	L	Н
Short Circuit	L	Н

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate



## 7.2 Equivalent Input and Output Schematic Diagrams





### **8 Application Information**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. An internal Power-On Reset circuit keeps the outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLES, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.



### 9 Device and Documentation Support

### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Jan-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65HVD3080EDGS	NRND	VSSOP	DGS	10	80	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTT	
SN65HVD3080EDGSG4	NRND	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ВТТ	
SN65HVD3080EDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	BTT	Samples
SN65HVD3083EDGS	NRND	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTU	
SN65HVD3083EDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3086ED	NRND	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD3086E	
SN65HVD3086EDGS	NRND	VSSOP	DGS	10	80	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	
SN65HVD3086EDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD3086E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Jan-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 10-Jan-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
SN65HVD3086EDR	SOIC	D	14	2500	356.0	356.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jan-2024

### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD3080EDGS	DGS	VSSOP	10	80	330.2	6.6	3005	1.88
SN65HVD3080EDGSG4	DGS	VSSOP	10	80	330.2	6.6	3005	1.88
SN65HVD3083EDGS	DGS	VSSOP	10	80	330.2	6.6	3005	1.88
SN65HVD3086ED	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD3086EDGS	DGS	VSSOP	10	80	330.2	6.6	3005	1.88



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated