

www.ti.com

MuxIt™ PLL FREQUENCY MULTIPLIER

FEATURES

- A Member of the MuxIt[™] Serializer-Deserializer Building-Block Chip Family
- Pin Selectable Frequency Multiplier Ratios Between 4 and 40
- Input Clock Frequencies From 5 to 50 MHz
- Multiplied Clock Frequencies up to 400 MHz
- Internal Loop Filters and Low PLL-Jitter of 20 ps RMS Typical at 200 MHz
- LVDS Compatible Differential Inputs and Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644-A
- LVTTL Compatible Inputs Are 5 V Tolerant
- LVDS Inputs and Outputs ESD Protection Exceeds 12 kV HBM
- Operates From a Single 3.3 V Supply
- Packaged in 28-Pin Thin Shrink Small-Outline Package With 26 mil Terminal Pitch

(Marked as 65LVDS150) V_{CC} 1 28 NC 27 NC CRI+ [2 26 NC CRI- ∏ 3 V_T **∏** 4 25 V_{CC} GND 5 24 GND 23 NC M1 **∏** 6 22 | GND M2 **∏** 7 M3 **∏** 8 21 NC М4 🛮 9 20 MCO+ M5 **□** 10 19 MCO-BSEL I 11 18 T GND GND **1** 12 17 TEN LCRO- **1** 13 16 LCRO_EN LCRO+ **1** 14 15 LVO

NC - No internal connection

SN65LVDS150

PW PACKAGE

DESCRIPTION

The MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of differential transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user selectable, allowing for higher transmission efficiencies than with other existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644) low voltage differential signaling technology for communications between the data source and data destination.

The MuxIt family initially includes three devices supporting simplex communications; *The SN65LVDS150 Phase Locked Loop-Frequency Multiplier, The SN65LVDS151 Serializer-Transmitter,* and *The SN65LVDS152 Receiver-Deserializer.*

The SN65LVDS150 is a PLL based frequency multiplier designed for use with the other members of the MuxIt family of serializers and deserializers. The frequency multiplication ratio is pin selectable over a wide range of values from 4 through 40 to accommodate a broad spectrum of user needs. No external filter components are needed. A PLL lock indicator output is available which may be used to enable link data transfers.

The design of the SN65LVDS150 allows it to be used at either the transmit end or the receive end of the MuxIt serial link. The differential clock reference input (CRI) is driven by the system's parallel data clock when at the source end of the link, or by the link clock when at the destination end of the link. The differential clock reference input may be driven by either an LVDS differential signal, or by a single ended clock of either polarity. For single-ended use the nonclocked input is biased to the logic threshold voltage. A $V_{\rm CC}/2$ threshold reference, VT, is provided on a pin adjacent the differential CRI pins for convenience when the input is used in a single-ended mode.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The multiplied clock output (MCO) is an LVDS differential signal used to drive the high-speed shift registers in either the SN65LVDS151 serializer-transmitter or the SN65LVDS152 receiver-deserializer. The link clock reference output (LCRO) is an LVDS differential signal provided to the SN65LVDS151 serializer-transmitter for transmission over the link.

An internal power on reset and an enable input (EN) control the operation of the SN65LVDS150. When V_{CC} is below 1.5 V, or when EN is low, the device is in a low power disabled state and the MCO and LCRO differential outputs are in a high-impedance state. When V_{CC} is above 3 V and EN is high, the device and the two differential outputs are enabled and operating to specifications. The link clock reference output enable input (LCRO_EN) is used to turn off the LCRO output when it is not being used. A band select input (BSEL) is used to optimize the VCO performance as a function of M-clock frequencies and M multiplier that is being used: The f_{max} parameter in the switching characteristic table includes details on the MCO frequency and choices of BSEL and M.

BLOCK DIAGRAM






Frequency Multiplier Value Table (1)

MULTIPLIER	M1	M2	М3	M4	M5	RECOMME (Mi	
(m)						BSEL = 0	BSEL = 1
4	L	L	L	L	L	$f_{IN} < 12.50$	12.50 ≤ f _{IN}
Reserved	L	L	L	L	Н	NA	NA
6	L	L	L	Н	L	f _{IN} < 8.33	$8.33 \le f_{IN}$
Reserved	L	L	L	Н	Н	NA	NA
8	L	L	Н	L	L	f _{IN} < 12.50	12.50 ≤ f _{IN}
9	L	L	Н	L	Н	f _{IN} < 11.11	11.11 ≤ f _{IN}
10	L	L	Н	Н	L	f _{IN} < 10.00	10.00 ≤ f _{IN}
Reserved	L	L	Н	Н	Н	NA	NA
12	L	Н	L	L	L	f _{IN} < 8.3	8.3 ≤ f _{IN}
13	L	Н	L	L	Н	f _{IN} < 7.7	7.7 ≤ f _{IN}
14	L	Н	L	Н	L	f _{IN} < 7.14	7.14 ≤ f _{IN}
15	L	Н	L	Н	Н	f _{IN} < 6.67	6.67 ≤ f _{IN}
16	L	Н	Н	L	L	f _{IN} < 6.25	6.25 ≤ f _{IN}
17	L	Н	Н	L	Н	f _{IN} < 5.88	5.88 ≤ f _{IN}
18	L	Н	Н	Н	L	f _{IN} < 5.56	5.56 ≤ f _{IN}
19	L	Н	Н	Н	Н	f _{IN} < 5.26	5.26 ≤ f _{IN}
20	Н	L	L	L	L	$f_{IN} = 5.00$	5.00 ≤ f _{IN}
22	Н	L	L	L	Н	NA	5.00 ≤ f _{IN}
24	Н	L	L	Н	L	NA	5.00 ≤ f _{IN}
26	Н	L	L	Н	Н	NA	5.00 ≤ f _{IN}
28	Н	L	Н	L	L	NA	5.00 ≤ f _{IN}
30	Н	L	Н	L	Н	NA	5.00 ≤ f _{IN}
32	Н	L	Н	Н	L	NA	5.00 ≤ f _{IN}
34	Н	L	Н	Н	Н	NA	5.00 ≤ f _{IN}
36	Н	Н	L	L	L	NA	5.00 ≤ f _{IN}
38	Н	Н	L	L	Н	NA	5.00 ≤ f _{IN}
40	Н	Н	L	Н	L	NA	5.00 ≤ f _{IN}
Reserved	Н	Н	L	Н	Н	NA	NA
Reserved	Н	Н	Н	L	L	NA	NA
Reserved	Н	Н	Н	L	Н	NA	NA
Reserved	Н	Н	Н	Н	L	NA	NA
Reserved	Н	Н	Н	Н	Н	NA	NA

⁽¹⁾ H = high level, L= low level



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





Terminal Functions

TERMIN	RMINAL		TERMINAL		RMINAL		TYPE	DECCRIPTION
NAME	NO.	I/O	ITPE	DESCRIPTION				
BSEL	11	I	LVTTL	Band select. Used to optimize VCO performance for minimum M-clock jitter: See recommended f _{max} in the frequency multiplier value table.				
CRI+, CRI-	2, 3	I	LVDS	Clock reference input. This is the reference clock signal for the PLL frequency multiplier.				
EN	17	I	LVTTL	Enable input. Used to disable the device to a low power state. A high level input enables the device, a low level input disables the device.				
GND	5, 12, 18, 22, 24	I	NA	Circuit ground				
LCRO-, LCRO+	13, 14	0	LVDS	Link clock reference output. This is the data block synchronization clock signal from the PLL frequency multiplier.				
LCRO_EN	16	I	LVTTL	LCRO enable. Used to turn off the LCRO outputs when they are not used. A high level input enables the LCRO output; a low level input disables the LCRO output.				
LVO	15	0	LVTTL	Lock/valid output. This is signal required for proper Muxlt system operation. It is to be directly connected to the LVI inputs of SN65LVDS151 or SN65LVDS152 devices. It is used to inhibit the operation of those devices until after the PLL has stabilized. It remains at a low level following a reset until the PLL has become phase locked. A low to high-level transition indicates phase lock has occurred.				
M1-M5	6–10	I	LVTTL	Multiplier value selection inputs. These inputs determine the frequency multiplication ratio M.				
MCO-, MCO+	19, 20	0	LVDS	M-clock output. This is the high frequency multiplied clock output from the PLL frequency multiplier. It is used by the companion serializer or deserializer devices to synchronizes the transmission or reception of data				
NC	21, 23, 26–28		NA	These pins are not connected and may be left open.				
V _{CC}	1, 25		NA	Supply voltage				
V _T	4		NA	Voltage reference. A $V_{\rm CC}/2$ reference supplied for the unused CRI input when operated in a single-ended mode.				

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
V_{CC}	Supply voltage range (2)		–0.5 V to 4 V
		EN, BSEL, LCRO_EN, or M1-M5 inputs	–0.5 V to 6 V
	Voltage range	CRI input	–0.5 V to 4 V
		LCRO±, MCO± outputs	–0.5 V to 4 V
		Human body model (CRI±, LCRO±, MCO±,and GND(3)	±12 kV
	Electrostatic discharge	All pins	±2 kV
		Charged-device model (all pins) ⁽⁴⁾	±500 V
	Continuous total power d	issipation	See Dissipation Rating Table
T _{stg}	Storage temperature ran	−65°C to 150°C	
	Lead temperature 1,6 mr	260°C	

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test method A114-B.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test method C101.



DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
PW	1207 mW	9.6 mW/°C	628 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3	3.3	3.6	V
V _{IH}	High-level input voltage	EN DOEL LODG EN M4 ME	2			V
V_{IL}	Low-level input voltage	EN, BSEL, LCRO_EN, M1-M5 2 0.8	V			
$ V_{ID} $	Magnitude of differential input voltage	CRI	0.1		0.6	V
V _{IC}	Common-mode input voltage	CRI	V _{ID} 2		2	٧
T _A	Operating free-air temperature		40			°C

TIMING REQUIREMENTS

		MIN	TYP MAX	UNIT
t _{c(1)}	Input clock cycle time	20	200	ns
t _{w(1)}	High-level input clock pulse width duration	0.4 t _{c(1)}	0.6 t _{c(1)}	
f _(clock)	Input clock frequency, CRI	5	50	MHz



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT	
V _{IT+}	Positive-going differential input	threshold voltage	Con Figure 4 and Table 4			100	mV	
V _{IT-}	Negative-going differential inpu	it threshold voltage	See Figure 1 and Table 1	-100			mV	
V _{OD(SS)}	Steady-state differential output	voltage magnitude	$R_L = 100 \Omega$, See Figure 3	247	340	454	mV	
$\Delta V_{OD(SS)} $	Change in steady-state differer magnitude between logic state		V _{ID} = ±100 mV, See Figure 2 and Figure 3	-50		50	mV	
V _{OC(SS)}	Steady-state common-mode of	utput voltage		1.125		1.375	V	
$\Delta V_{OC(SS)}$	Change in steady-state commo voltage between logic states	on-mode output	See Figure 4	-50		50	mV	
V _{OC(PP)}	Peak-to-peak change common	-mode output voltage			50	150	mV	
V _{OH}	High-level output voltage (LVC)	I _{OH} = -8 mA	2.4			V	
V _{OL}	Low-level output voltage (LVO)	I _{OL} = 8 mA			0.4	V	
V _(T)	Threshold reference bias volta	ge	–100 μA ≤ I _O ≤ 100 μA	$\frac{\text{V}_{CC}}{2} - 0.15$		$\frac{V_{CC}}{2} + 0.15$	٧	
Icc	0		Enabled, $R_L = 100 \Omega$, CRI ± open		25	70	mA	
ICC	Supply current		Disabled		2.5	6	111/1	
	Innut current (CDI innute)		V _I = 0	-20		-2	μA	
l _l	Input current (CRI inputs)		V _I = 2.4 V	-1.2	-1.2			
I _(ID)	Differential input current (IIA - I	B) (CRI inputs)	$V_{IC} = 0.05 \text{ V or } 2.35 \text{ V}, V_{ID} = \pm 0.1 \text{ V}$	-2		2	μA	
I _{I(OFF)}	Power-off input current (CRI in	puts)	V _{CC} = 0 V, V _I = 3.6 V			20	μΑ	
I _{IH}	High-level input current	M1-M5, EN BSEL, LCRO_EN	V _{IH} = 2 V	-10		20	μΑ	
		M1-M5, EN				10		
I _{IL}	Low-level input current	BSEL, LCRO_EN	V _{IL} = 0.8 V	-20			μΑ	
	01 1 1 1 1 1 1 1	M00 1000	V_{O+} or = V_{O-} = 0 V	-10		10		
los	Short-circuit output current	MCO, LCRO	V _{OD} = 0 V	-10		10	mA	
l _{OZ}	High-impedance output current	MCO, LCRO	V _O = 0 V or V _{CC}	-5		5	μA	
I _{O(OFF)}	Power-off output current		V _{CC} = 1.5 V , V _O = 3.6 V	-5		5	μΑ	
Cı	Input capacitance (CRI inputs)		$V_{ID} = [(0.4\sin(4E6\pi t) = 0.5] V$		3		pF	

⁽¹⁾ All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.



SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
	MCO output clock period jitter ⁽²⁾	р-р	EN = 1, BSEL = 1,		200		20		
	MCO output clock period jitter -	rms	LCRO_EN = 1, M = 40,		20		ps		
t _(lock)	Lock (stabilization time)(3)		f _I = 5 MHz		0.2	1	ms		
t _{w(2)}	Multiplied clock output pulse wid	th		0.4t _{c(2)}		0.6t _{c(2)}			
t _r	Differential output signal rise time	e (MCO, LCRO)	$R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 5	0.3	0.6	1.5			
t _f	Differential output signal fall time	(MCO, LCRO)	Geo rigulo o	0.3	0.6	1.5	ns		
	CRI↑ to MCO↑ offset time	f _I = 5 MHz, M = 4		-2.5	0	2.5			
t _(OS)		f _I = 10 MHz, M = 10	$R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 6	-1.5	0	1.5	ns		
		f _I = 5 MHz, M = 40	Geo rigulo o	-1.65	0	1.65			
		f _I = 5 MHz, M = 4		0.5	2.5	6			
t _d	MCO↑ before LCRO↑, time delay	f _I = 10 MHz, M = 10	$R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 6	0.5	2.5	6	ns		
	dolay	f _I = 5 MHz, M = 40	Geo rigulo o	0.5	2.5	4.5			
			BSEL =1, M = 4, 6	200					
4	Maximum MCO autaut fraguesa		BSEL =1, M ≠ 4, 6	400					
f _{max}	Maximum MCO output frequency	1	BSEL =0, M = 4, 6	50			MHz		
			BSEL =0, M ≠ 4, 6	100					

All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.
 Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 10,000 cycles with a source having less than 10 psec jitter rms.
 Lock time is measured from the application of the clock reference input signal to the assertion of a high-level lock/valid output.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Receiver Input Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED '	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE
V _(IA)	V _(IB)	V _{ID}	V _{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	–600 mV	0.3 V




Figure 2. Driver Output Voltage and Current Definitions






Figure 3. V_{OD} Test Circuit





A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_r \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulse width = 500 \pm 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 5 GHz.

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, Pulse width = 10 \pm 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal






Figure 6. Output Timing Waveform Definitions



TYPICAL CHARACTERISTICS








TYPICAL CHARACTERISTICS (continued)

BASIC APPLICATIONS EXAMPLES


Parallel data path width between 4 and 10 bits, only one LVDS data link required.





TYPICAL CHARACTERISTICS (continued)


Parallel data path width between 11 and 20 bits, aggregate data rate low enough to allow transmission over one LVDS data link, sharing of PLL-FM between serializer-transmitter and receiver-deserializer chips at each end.





TYPICAL CHARACTERISTICS (continued)

Parallel data path width between 11 and 20 bits, aggregate data rate requires transmission over two separate LVDS data links, sharing of PLL-FM between serializer-transceiver and receiver-deserializer chips at each end.





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LVDS150PW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150	Samples
SN65LVDS150PWG4	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150	Samples
SN65LVDS150PWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LVDS150	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS150PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS150PWR	TSSOP	PW	28	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDS150PW	PW	TSSOP	28	50	530	10.2	3600	3.5
SN65LVDS150PWG4	PW	TSSOP	28	50	530	10.2	3600	3.5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated