SCBS238E - JUNE 1992 - REVISED JUNE 2004

 Members of the Texas Instruments Widebus [™] Family Output Ports Have Equivalent 25-Ω Series 	SN54ABT162244 WD PACKAGE SN74ABT162244 DGG, DGV, OR DL PACKAGE (TOP VIEW)
Resistors, So No External Resistors Are	10E 1 48 20E
Required	1Y1 2 47 1A1
 Typical V_{OLP} (Output Ground Bounce) <1 V at V_{CC} = 5 V, T_A = 25°C 	1Y2 3 46 1A2 GND 4 45 GND
 High-Impedance State During Power Up	1Y3 0 5 44 0 1A3
and Power Down	1Y4 0 6 43 0 1A4
 I_{off} and Power-Up 3-State Support Hot	V _{CC} 7 42 V _{CC}
Insertion	2Y1 8 41 2A1
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	2Y2 9 40 2A2 GND 10 39 GND 2Y3 11 38 2A3
 Flow-Through Architecture Optimizes PCB	2Y4 [12 37] 2A4
Layout	3Y1 [13 36] 3A1
 Latch-Up Performance Exceeds 500 mA Per	3Y2 [] 14 35 [] 3A2
JESD-17	GND [] 15 34 [] GND
description/ordering information	3Y3 0 16 33 0 3A3 3Y4 0 17 32 0 3A4
The 'ABT162244 devices are 16-bit buffers and	V _{CC} 18 31 V _{CC}
line drivers designed specifically to improve both	4Y1 19 30 4A1
the performance and density of 3-state memory	4Y2 20 29 4A2
address drivers, clock drivers, and bus-oriented	GND 21 28 GND
receivers and transmitters. These devices can be	4Y3 22 27 4A3
used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low	4Y4 [] 23 26 [] 4A4 4OE [] 24 25 [] 3OE

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74ABT162244DL	
	SSOP – DL	Tape and reel	SN74ABT162244DLR	ABT162244
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ABT162244DGGR	ABT162244
	TVSOP – DGV	Tape and reel	SN74ABT162244DGVR	AH2244
–55°C to 125°C	CFP – WD	Tube	SNJ54ABT162244WD	SNJ54ABT162244WD

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

output-enable (\overline{OE}) inputs.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS238E – JUNE 1992 – REVISED JUNE 2004


SCBS238E – JUNE 1992 – REVISED JUNE 2004

description/ordering information (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each 4-bit buffer)										
INPU	JTS	OUTPUT								
OE	Α	Y								
L	Н	Н								
L	L	L								
Н	Х	Z								

logic diagram (positive logic)





SCBS238E - JUNE 1992 - REVISED JUNE 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	7 V .5 V mA mA MA C/W C/W
Storage temperature range, T _{stg} –65°C to 15	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54ABT	162244	SN74ABT	162244	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-3		-12	mA
IOL	Low-level output current			8		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTES: 3. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS238E - JUNE 1992 - REVISED JUNE 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS			2	SN54ABT	162244	SN74ABT	162244		
PA	RAMETER	TEST CON	IDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -1 \text{ mA}$	3.35			3.35		3.35			
.,		V _{CC} = 5 V,	$I_{OH} = -1 \text{ mA}$	3.85			3.85		3.85		.,	
VOH			$I_{OH} = -3 \text{ mA}$	3.1			3.1		3.1		V	
		V _{CC} = 4.5 V	I _{OH} = -12 mA	2.6*					2.6			
.,			I _{OL} = 8 mA		0.4			0.8		0.65		
VOL		V _{CC} = 4.5 V	I _{OL} = 12 mA			0.8*				0.8	V	
V _{hys}					100						mV	
Ιį		$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or GND				±1		±1		±1	μA	
IOZPU		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50		±50	μA	
IOZPD		$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V,$	OE = X			±50		±50		±50	μA	
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to } 5.5 \text{ V}$ $V_{O} = 2.7 \text{ V}, \text{ OE} \ge 2 \text{ V}$			10		10		10	μΑ		
IOZL		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}_{O} = 0.5 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$				-10		-10		-10	μΑ	
loff		$V_{CC} = 0, V_{I} \text{ or } V_{O} \leq$	≤ 4.5 V			±100				±100	μA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA	
I _O		V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA	
		V _{CC} = 5.5 V,	Outputs high			2		2		2		
lcc‡		$I_{O} = 0,$	Outputs low			30		30		30	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
	Doto inputo	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			50		50		50		
∆ICC§	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μA	
	Control inputs	$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}				50		50		50		
Ci	-	V _I = 2.5 V or 0.5 V			3						pF	
Co		V _O = 2.5 V or 0.5 V			8		Ì				pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS238E - JUNE 1992 - REVISED JUNE 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	V(Tj	CC = 5 V L = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
tPLH	A	V	1	2.5	3.6	1	4.1	~~
^t PHL		ř	1	3.1	4.7	1	5.3	ns
^t PZH	OE	V	1	3.2	4.8	1	5.6	
^t PZL	ÛE	Ŷ	1	3.2	4.7	1	5.5	ns
^t PHZ	OE	V	1	3.2	5.3	1	6.3	ns
tPLZ	UE	I	1	3.1	4.6	1	4.9	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	V(T/	CC = 5 V A = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH		v	1	2.5	3.2	1	3.9	~~
^t PHL	A	ř	1	3.1	4	1	4.8	ns
^t PZH	OE	V	1	3.2	4.2	1	5.4	
^t PZL	ÛE	Ŷ	1	3.2	4.1	1	5.1	ns
^t PHZ	OE	v	1	3.2	4	1	4.6	ns
^t PLZ	UE	I	1	3.1	3.9	1	4.5	115



SCBS238E - JUNE 1992 - REVISED JUNE 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω, t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9458701QXA	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9458701QX A SNJ54ABT162244 WD	Samples
74ABT162244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH2244	Samples
SN74ABT162244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SNJ54ABT162244WD	ACTIVE	CFP	WD	48	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9458701QX A SNJ54ABT162244 WD	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT162244, SN74ABT162244 :

• Catalog : SN74ABT162244

• Military : SN54ABT162244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT162244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT162244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74ABT162244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT162244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT162244DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74ABT162244DLR	SSOP	DL	48	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT162244DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated