
- Fully Programmable With Synchronous Counting and Loading
- SN74ALS867A and 'AS867 Have Asynchronous Clear; SN74ALS869 and 'AS869 Have Synchronous Clear
- Fully Independent Clock Circuit Simplifies Use
- Ripple-Carry Output for n-Bit Cascading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description


These synchronous, presettable, 8-bit up/down counters feature internal-carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; they may be preset to any number between 0 and 255. The load-input circuitry allows parallel loading of the cascaded counters. Because loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54AS867, SN54AS869 . . . JT PACKAGE SN74ALS867A, SN74ALS869, SN74AS867, SN74AS869 . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS867, SN54AS869 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Two count-enable ( $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}$ ) inputs and a ripple-carry ( $\overline{\text{RCO}}$ ) output are instrumental in accomplishing this function. Both  $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}$  must be low to count. The direction of the count is determined by the levels of the select (S0, S1) inputs as shown in the function table.  $\overline{\text{ENT}}$  is fed forward to enable  $\overline{\text{RCO}}$ .  $\overline{\text{RCO}}$  thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages. Transitions at  $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}$  are allowed regardless of the level of CLK. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the SN74ALS867A and 'AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q outputs until clocking occurs. For the 'AS867 and 'AS869, any time  $\overline{\text{ENP}}$  and/or  $\overline{\text{ENT}}$  is taken high,  $\overline{\text{RCO}}$  either goes or remains high. For the SN74ALS867A and SN74ALS869, any time  $\overline{\text{ENT}}$  is taken high,  $\overline{\text{RCO}}$  either goes or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.



SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995


# description (continued)


The SN54AS867 and SN54AS869 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74ALS867A, SN74ALS869, SN74AS867, and SN74AS869 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

S1	S0	FUNCTION
L	L	Clear
L	Н	Count down
Н	L	Load
Н	Н	Count up


# logic symbols†





<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

#### logic symbols (continued)†




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



# logic diagram (positive logic)

#### SN74ALS867A, SN74ALS869



Pin numbers shown are for the DW, JT, and NT packages.



# logic diagram (positive logic)

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

# 'AS867, 'AS869 'AS867 Only (asynchronous clear) ENT 11 13 RCO ENP 23 CLK 14 22 Q<sub>A</sub> A -3 20 QC 19 Q<sub>D</sub> D 17 QF 16 Q<sub>G</sub> H \_\_\_\_\_\_\_\_\_\_\_


Pin numbers shown are for the DW, JT, and NT packages.



# typical clear, preset, count, and inhibit sequences

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN74ALS867A and 'AS867 are asynchronous; SN74ALS869 and 'AS869 are synchronous.)
- 2. Preset to binary 252
- 3. Count up to 253, 254, 255, 0, 1, and 2
- 4. Count down to 1, 0, 255, 254, 253, and 252
- 5. Inhibit



† ENT and ENP both must be low for counting to occur.



SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

#### recommended operating conditions

			SN7	'4ALS86	7A	UNIT
			MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
loн	High-level output current				-0.4	mA
loL	Low-level output current				8	mA
fclock	Clock frequency		0		35	MHz
tw(clock)	Pulse duration, CLK high or low		14			ns
tw(clear)	Pulse duration of clear pulse, S0 and S1 low		10			ns
		Data inputs A-H	10			
		ENP or ENT	15			
t <sub>su</sub>	Setup time before CLK↑	S0 low and S1 high (load)	12			ns
		S0 high and S1 low (count down)	12			
		S0 and S1 high (count up)	12			
<b>.</b> .		S0 high after S1↑ or S1 high after S0↑	3			20
th	Hold time after CLK↑	Data inputs A-H	0			ns
TA	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	SN7	4ALS86	7A	UNIT
PARAMETER	TEST CON	TEST CONDITIONS			MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V
V <sub>OL</sub>	Vac = 4.5.V	$I_{OL} = 4 \text{ mA}$		0.25	0.4	V
VOL	V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
ΙĮ	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1	mA
lін	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.2	mA
ΙΟ§	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-30		-112	mA
Icc	$V_{CC} = 5.5 V$			28	45	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$ $T_A = MIN \Omega$	2,	UNIT
			MIN	MAX	
f <sub>max</sub>			35		MHz
<sup>t</sup> PLH	CLK	RCO	4	14	ns
<sup>t</sup> PHL	GER	RCO	4	14	115
<sup>t</sup> PLH	CLK	Any Q	3	16	ns
<sup>t</sup> PHL	GER	Ally Q	3	16	115
<sup>t</sup> PLH	ENT	RCO	3	14	ns
t <sub>PHL</sub>	ENI	RCO	2	9	115
<sup>t</sup> PHL	S0 or S1 (clear mode)	Any Q	8	26	ns
<sup>t</sup> PLH	S0 or S1	RCO	4	16	no
<sup>t</sup> PHL	(count up/down)		4	16	ns
<sup>t</sup> PLH	S0 or S1 (clear mode)	RCO	4	16	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

#### recommended operating conditions

			SN	74ALS8	69	UNIT
			MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
loн	High-level output current				-0.4	mA
loL	Low-level output current				8	mA
fclock	Clock frequency		0		35	MHz
tw(clock)	Pulse duration, CLK high or low		14			ns
		Data inputs A-H	10			
		ENP or ENT	15			
١.	Outure there is a face OUKA	S0 and S1 low (clear)	13			
t <sub>su</sub>	Setup time before CLK↑	S0 low and S1 high (load)	13			ns
		S0 high and S1 low (count down)	13			
		S0 and S1 high (count up)	13			
+,		S0 high after S1↑ or S1 high after S0↑	3			ns
th	Hold time after CLK↑  Data inputs A−H		0			115
TA	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COM	IDITIONS	SN74ALS8	369	UNIT
PARAMETER	TEST CON	IDITIONS	MIN TYP‡	MAX	UNII
VIK	$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA		-1.2	V
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2		V
Va	V00 - 45 V	$I_{OL} = 4 \text{ mA}$	0.25	0.4	V
VoL	V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$	0.35	0.5	\ \ \
lį	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V		0.1	mA
lіН	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V		20	μΑ
I <sub>I</sub> L	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V		-0.2	mA
ΙΟ <sup>§</sup>	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-30	-112	mA
lcc	V <sub>CC</sub> = 5.5 V		28	45	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$ $\text{SN74ALS869}$ $\text{MIN MAX}$		UNIT
f <sub>max</sub>			35		MHz
<sup>t</sup> PLH	CLK	RCO	4	14	
t <sub>PHL</sub>	CLK	RCO	4	14	ns
t <sub>PLH</sub>	CLK	Any Q	3	16	ns
<sup>t</sup> PHL	CLN	Ally Q	3	16	115
<sup>t</sup> PLH	ENT	RCO	3	14	ns
<sup>†</sup> PHL	ENI	RCO	2	9	115
<sup>t</sup> PLH	S1	RCO	4	15	ns
<sup>†</sup> PHL	(count up/down)	RCO	4	15	115
t <sub>PLH</sub>	S0	RCO	4	16	ns
<sup>t</sup> PHL	(clear/load)	, ROO	4	12	1115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS867	−55°C to 125°C
SN74AS867	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SI	N54AS86	7	SN	174AS86	7	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
fclock*	Clock frequency		0		40	0		50	MHz
tw(clock)*	Pulse duration, CLK high or lo	w	12.5			10			ns
tw(clear)*	Pulse duration of clear pulse,	S0 and S1 low	12.5			10			ns
		Data inputs A-H	5			4			
		ENP or ENT	9			8			
. *	Octor for hetere OLKA	S0 low and S1 high (load)	11			10			no
t <sub>su</sub> *	Setup time before CLK↑	S0 and S1 low (clear)	11			10			ns
		S0 high and S1 low (count down)	42			40			
		S0 and S1 high (count up)	42			40			
t <sub>h</sub> *	Hold time after CLK↑	Data inputs A-H	0			0			ns
tskew*	Skew time between S0 and S (maximum to avoid inadverter				8			7	ns
TA	Operating free-air temperature	9	-55		125	0		70	°C

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST C	TEST CONDITIONS		N54AS86	<b>57</b>	SN	174AS86	7	UNIT	
	AKAMETEK	TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2			V	
VOL	RCO	V <sub>CC</sub> = 4.5 V	$I_{OL} = 20 \text{ mA},$ $V_{IL} \text{ on } \overline{ENT} = 0.7 \text{ V}$		0.34	0.5				٧	
	Other outputs		I <sub>OL</sub> = 20 mA					0.34 0.			
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
1	ENT	V	V <sub>I</sub> = 2.7 V			40			40		
lіН	Other inputs	$V_{CC} = 5.5 \text{ V},$	V  = 2.7 V			20			20	μΑ	
1	ENT	V 55V	V- 0.4.V			-4			-4	A	
¹ı∟	Other inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		V  = 0.4 V		-2	2		-2	mA
I <sub>O</sub> ‡	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA	
Icc		V <sub>CC</sub> = 5.5 V			134	195		134	195	mA	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 500 C	V to 5.5 ; , o MAX§	V,	UNIT
			SN54A	S867	SN74A	S867	
			MIN	MAX	MIN	MAX	
fmax*			40		50		MHz
<sup>t</sup> PLH	CLK	RCO	5	31	5	22	ns
<sup>t</sup> PHL	OLIX	RCO	6	19	6	16	113
<sup>t</sup> PLH	CLK	Any Q	3	12	3	11	ns
<sup>†</sup> PHL		Ally Q	4	16	4	15	113
<sup>t</sup> PLH	<del>ENT</del>	RCO	3	19	3	10	ns
<sup>t</sup> PHL	ENI	RCO	5	21	5	17	115
t <sub>PLH</sub>	ENP	RCO	5	16	5	14	ns
<sup>t</sup> PHL	ENP	RCO	5	21	5	17	115
<sup>t</sup> PHL	Clear (S0 or S1 low)	Any Q	7	23	7	21	ns

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		 $\dots \dots $
Input voltage, V <sub>I</sub>		 7 V
Operating free-air temperature range, T <sub>A</sub> :	SN54AS869	 . $-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
	SN74AS869	 $0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range		 . $-65^{\circ}$ C to $150^{\circ}$ C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

·			SN54AS869			SN74AS869			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage				0.7			0.8	V
loн	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
fclock*	Clock frequency			40			45	MHz	
tw(clock)*	Pulse duration, CLK high or I	12.5			11			ns	
		Data inputs A-H	6			5			
		ENP or ENT	10			9			
<b>.</b> *	Setup time before CLK↑	S0 low and S1 high (load)	13			11			
t <sub>su</sub> *		S0 and S1 low (clear)	13			11			ns
		S0 high and S1 low (count down)	52			50			
		S0 and S1 high (count up)	52			50			1
t <sub>h</sub> *	Hold time after CLK↑	Data inputs A-H	0			0			ns
TA	Operating free-air temperatu	-55		125	0		70	°C	

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54AS869			SN74AS869		
					TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$				V <sub>CC</sub> -2			V
VOH		$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -2 \text{ mA}$		V <sub>CC</sub> -2*						]
V <sub>OL</sub>	RCO	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA, V <sub>IL</sub> on ENT = 0.7 V		0.34					V
"-	Other outputs		I <sub>OL</sub> = 20 mA				0.34		0.5	]
I <sub>I</sub>		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
	ENT	V00 - 5 5 V	V <sub>I</sub> = 2.7 V			40			40	
lіН	Other inputs	V <sub>CC</sub> = 5.5 V,	V  = 2.7 V	20			2			μΑ
1	ENT	V00 - 5 5 V	V <sub>I</sub> = 0.4 V			-4			-4	mA
lir.	Other inputs	V <sub>CC</sub> = 5.5 V,	V  = 0.4 V			-2			-2	IIIA
IO <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
ICC	_	V <sub>CC</sub> = 5.5 V			134	195		134	195	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
	, ,	, ,	SN54A	\S869	SN74AS869		
			MIN	MAX	MIN	MAX	
f <sub>max</sub> *			40		45		MHz
<sup>t</sup> PLH	CLK	RCO	6	35	6	35	ns
<sup>t</sup> PHL	OLK	RCO	6	20	6	18	
<sup>t</sup> PLH	CLK	Any Q	3	12	3	11	ns
t <sub>PHL</sub>	OLK	Ally Q	4	16	4	15	115
<sup>t</sup> PLH	FNIT	<del></del>	3	25	3	15	ns
<sup>t</sup> PHL	ENT	RCO	6	21	6	17	115
tPLH	ENP	RCO	5	27	5	19	ne
t <sub>PHL</sub>	EINP	RCO	6	21	6	18	ns


<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
5962-8966801LA	ACTIVE	CDIP	JT	24	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8966801LA SNJ54AS867JT	Samples
SN54AS867JT	ACTIVE	CDIP	JT	24	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54AS867JT	Samples
SN54AS869JT	ACTIVE	CDIP	JT	24	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54AS869JT	Samples
SN74ALS867ADW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS867A	Samples
SN74ALS869DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS869	Samples
SN74ALS869DWE4	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS869	Samples
SN74AS869DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS869	Samples
SNJ54AS867JT	ACTIVE	CDIP	JT	24	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8966801LA SNJ54AS867JT	Samples
SNJ54AS869JT	ACTIVE	CDIP	JT	24	15	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8952601LA SNJ54AS869JT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AS869, SN74AS869:

Catalog: SN74AS869

Military: SN54AS869

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Apr-2024

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALS867ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ALS869DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ALS869DWE4	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74AS869DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

#### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated