

SCBS873A-FEBRUARY 2008-REVISED APRIL 2008

S1

GTL\_REF

DCK PACKAGE

(TOP VIEW)

6

5

4

1

2

3

GND

S0 🗌

### SELECTABLE GTL VOLTAGE REFERENCE

#### FEATURES

- V<sub>DD</sub> Range: 3.0 V to 3.6 V
- V<sub>TT</sub> Range: 1 V to 1.3 V
- Provides Selectable GTL V<sub>REF</sub>
  - $0.615 \times V_{TT}$
  - $-~0.63\times V_{TT}$
  - $0.65 \times V_{TT}$
  - $0.67 \times V_{TT}$
- ±1% Resistor Ratio Tolerance
- Ambient Temperature Range: –40°C to 85°C
- ESD Protection Exceeds the Following Levels Tests (Tested Per JESD-22):
  - 2500-V Human-Body Model (A114-B, Class II)
  - 250-V Machine Model (A115-A)
  - 1500-V Charged-Device Model (C101)

### **DESCRIPTION/ORDERING INFORMATION**

The SN74GTL3004 provides for a selectable GTL Voltage Reference (GTL  $V_{REF}$ ). The value of the GTL  $V_{REF}$  can be adjusted using S0 and S1 select pins.

The S0 and S1 pins contain glitch-suppression circuitry for excellent noise immunity. When left floating, the S0 and S1 control input pins have 100-k $\Omega$  pullups that set the GTL V<sub>REF</sub> default value to the 0.67 × V<sub>TT</sub> ratio (S0 = 1 and S1 =1).

#### **ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)</sup>	(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SOT (SC70) – DCK	Tape and reel	SN74GTL3004DCKR	2TK

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







#### **FUNCTION TABLE**

S1	S0	RATIO SET
0	0	$0.615  imes V_{TT}$
0	1	$0.63  imes V_{TT}$
1	0	$0.65  imes V_{TT}$
1	1	$0.67  imes V_{TT}$

2



SCBS873A-FEBRUARY 2008-REVISED APRIL 2008

www.ti.com

#### **ABSOLUTE MINIMUM AND MAXIMUM RATINGS**<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>DD</sub>	Power supply voltage range		-0.3	4.6	V
V <sub>TT</sub>	Termination voltage range <sup>(2)</sup>		-0.3	4.6	V
V <sub>IN</sub>	Control input voltage range (2)		-0.3	V <sub>DD</sub> + 0.3	V
$V_{GTL\_REF}$	Resistor output voltage range <sup>(2)</sup>		-0.3	$V_{DD}$ + 0.3	V
I <sub>IK</sub>	Input clamp current	V <sub>IN</sub> < 0		-18	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-18	mA
	Continuous current through V <sub>DD</sub> or GND			100	mA
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DCK package		259	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{DD}$	Power supply voltage	3	3.3	3.6	V
V <sub>TT</sub>	Termination voltage	1	1.1	1.3	V
$V_{\text{IH}}$	High-level control input voltage	$V_{DD}  imes 0.65$			V
VIL	Low-level control input voltage			$V_{\text{DD}} \times 0.35$	V
VI	Control input voltage	0		V <sub>DD</sub>	V
I <sub>OUT</sub>	I <sub>GTL_REF</sub> , GTL_REF output current		0	10	μA
PW	Control input pulse width	110			ns
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow of Floating CMOS Inputs, literature number SCBA004.

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{DD} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
VIK	Control	$V_{DD} = 3.6 \text{ V}, \text{ I}_{IN} = -18 \text{ mA}$			-1.8	V			
I <sub>IN</sub>	Control	$V_{DD} = 3.6 \text{ V}, \text{ V}_{IN} = \text{GND}$			43	μA			
I <sub>DD</sub>		$V_{DD} = 3.6 \text{ V}, \text{ V}_{IN} = \text{GND}, \text{ I}_{O} = 0 \text{ mA}$			85	μA			
R	End-to-end resistance	$V_{DD} = 3.6 \text{ V}, \text{ V}_{TT} = 1.1 \text{ V}, \text{ I}_{O} = 0 \text{ mA}$	4.25	7.12	10.6	kΩ			
	(CTL) (	$I_{O} = 0 \ \mu A$ , See Figure 1	-1		1	0/			
	GTL V <sub>REF</sub> accuracy <sup>(1)</sup>	$I_O = 10 \ \mu$ A, See Figure 1	-7		7	%			

 GTL V<sub>REF</sub> accuracy is used to compare measured GTL\_VREF voltage versus expected GTL\_VREF voltage as determined by control inputs S0 and S1. The resistor ratio tolerance is incorporated into this parameter.

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{DD} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSR	Power supply rejection			-58		dB
	Pulse rejection				40	ns

SCBS873A-FEBRUARY 2008-REVISED APRIL 2008



www.ti.com






Figure 1. GTL\_REF Accuracy

4



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL3004DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2ТК	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	*All dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	SN74GTL3004DCKR	SC70	DCK	6	3000	180.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3



## PACKAGE MATERIALS INFORMATION

30-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL3004DCKR	SC70	DCK	6	3000	205.0	200.0	33.0


# **DCK0006A**



## **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  Falls within JEDEC MO-203 variation AB.




## **DCK0006A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **DCK0006A**

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated