







SN54LVC08A, SN74LVC08A

SCAS283U - JANUARY 1993 - REVISED MARCH 2024

SNx4LVC08A Quadruple 2-Input Positive-AND Gates

1 Features

- Latch-up performance exceeds 250mA per JESD 17
- ESD protection exceeds JESD 22
 - 2000V Human-Body Model (A114-A)
 - 1000V Charged-Device Model (C101)
 - On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
- SN74LVC08A operates from 1.65V to 3.6V
- SN54LVC08A operates from 2.0V to 3.6V
- SNx4LVC08A specified from -40°C to +85°C and -40°C to +125°C
- SN54LVC08A specified from -55°C to +125°C
- Inputs accept voltages to 5.5V
- Max t_{pd} of 4.1ns at 3.3V
- Typical V_{OLP} (output ground bounce) < 0.8 V at $V_{CC} = 3.3 V$, $T_A = 25 ^{\circ} C$
- Typical V_{OHV} (output V_{OH} undershoot) >2V at V_{CC} = 3.3V, T_A = 25°C

2 Applications

- Servers
- LED Displays
- **Network Switches**
- I/O Expanders
- **Base Station Processor Board**

3 Description

The SN54LVC08A quadruple 2-input positive-AND gate is designed for 2.7V to 3.6V V_{CC} operation, and the SN74LVC08A quadruple 2-input positive-AND gate is designed for 1.65V to 3.6V V_{CC} operation.

The SNx4LVC08A devices perform the Boolean function $Y = A \bullet B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE(2) | BODY SIZE(3) |
|-------------|------------------------|-----------------|--------------------|
| | BQA (WQFN, 14) | 3mm × 2.5mm | 3mm × 2.5mm |
| | D (SOIC, 14) | 8.65mm × 6mm | 8.65 mm × 3.91 mm |
| | DB (SSOP, 14) | 6.2mm × 7.8mm | 6.20 mm × 5.30 mm |
| | NS (SOP, 14) | 10.2mm × 7.8mm | 10.30 mm × 5.30 mm |
| SNx4LVC08A | PW (TSSOP, 14) | 5mm × 4.4mm | 5.00 mm × 4.40 mm |
| | RGY (VQFN, 14) | 3.5mm × 3.5mm | 3.50 mm × 3.50 mm |
| | FK (LCCC, 20) | 8.9mm x 8.9mm | 8.89 mm × 8.89 mm |
| | J (CDIP, 14) | 19.55mm x 7.9mm | 19.55 mm x 6.7mm |
| | W (CFP, 14) | 9.21mm x 9mm | 9.21mm x 6.28mm |

- For more information, see Section 11. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

| 1 Features1 | 7 Detailed Description | . 11 |
|---|---|------|
| 2 Applications1 | 7.1 Overview | |
| 3 Description1 | 7.2 Functional Block Diagram | |
| 4 Pin Configuration and Functions3 | 7.3 Feature Description | 11 |
| 5 Specifications5 | 7.4 Device Functional Modes | 12 |
| 5.1 Absolute Maximum Ratings5 | 8 Application and Implementation | . 13 |
| 5.2 ESD Ratings5 | 8.1 Application Information | . 13 |
| 5.3 Recommended Operating Conditions, | 8.2 Typical Application | |
| SN54LVC08A5 | 8.3 Layout | |
| 5.4 Recommended Operating Conditions, | 9 Device and Documentation Support | 16 |
| SN74LVC08A6 | 9.1 Documentation Support (Analog) | 16 |
| 5.5 Thermal Information6 | 9.2 Receiving Notification of Documentation Updates | 16 |
| 5.6 Electrical Characteristics, SN54LVC08A7 | 9.3 Support Resources | . 16 |
| 5.7 Electrical Characteristics, SN74LVC08A7 | 9.4 Trademarks | |
| 5.8 Switching Characteristics, SN54LVC08A8 | 9.5 Electrostatic Discharge Caution | 16 |
| 5.9 Switching Characteristics, SN74LVC08A8 | 9.6 Glossary | 16 |
| 5.10 Operating Characteristics8 | 10 Revision History | . 16 |
| 5.11 Typical Characteristics9 | 11 Mechanical, Packaging, and Orderable | |
| 6 Parameter Measurement Information10 | Information | . 18 |



4 Pin Configuration and Functions




Figure 4-1. D, DB, NS, J, W, or PW Package 14-Pin SOIC, SSOP, SOP, CDIP, or TSSOP (Top View)




Figure 4-2. BQA or RGY Package 14-Pin WQFN or VQFN (Top View)




Figure 4-3. FK Package 20-Pin LCCC (Top View)



Table 4-1. Pin Functions

| | PIN | | | |
|-------------------|--|------|--------|---|
| NAME | SOIC, SSOP, SOP, CDIP, TSSOP, VQFN,WQF | LCCC | TYPE | DESCRIPTION |
| 1A | 1 | 2 | I | Channel 1 input A |
| 1B | 2 | 3 | I | Channel 1 input B |
| 1Y | 3 | 4 | 0 | Channel 1 output |
| 2A | 4 | 6 | I | Channel 2 input A |
| 2B | 5 | 8 | I | Channel 2 input B |
| 2Y | 6 | 9 | 0 | Channel 2 output |
| GND | 7 | 10 | Ground | Ground |
| 3Y | 8 | 12 | 0 | Channel 3 output |
| 3A | 9 | 13 | I | Channel 3 input A |
| 3B | 10 | 14 | I | Channel 3 input B |
| 4Y | 11 | 16 | 0 | Channel 4 output |
| 4A | 12 | 18 | I | Channel 4 input A |
| 4B | 13 | 19 | I | Channel 4 input B |
| V _{CC} | 14 | 20 | Power | Positive supply |
| Thermal Inf | ormation ⁽¹⁾ | | _ | The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply. |
| | | 1 | | |
| | | 5 | | |
| NO(2) | | 7 | | No compact |
| NC ⁽²⁾ | | 11 | - N | No connect |
| | | 15 | | |
| | | 17 | 1 | |

- (1) For BQA package only.(2) NC No internal connection



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | · · · · · · · · · · · · · · · · · · · | | MIN | MAX | UNIT |
|------------------|---|--|------|-----------------------|------|
| V _{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Output voltage ^{(2) (3)} | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| P _{tot} | Power dissipation ^{(4) (5)} | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | 500 | mW |
| T _J | Junction temperature | | -65 | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the Recommended Operating Conditions table.
- (4) For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K.
- (5) For the DB, NS, and PW packages: above 60°C, the value of Ptot derates linearly with 5.5 mW/K.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |
| | | Machine Model (MM) A115-A | 200 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions, SN54LVC08A

over operating free-air temperature range (unless otherwise noted)(1)

| | | | SN54LVC | A80 | | | |
|-----------------|------------------------------------|--------------------------------|------------|-----------------|------|--|--|
| | | | -55°C to + | 125°C | UNIT | | |
| | | | MIN | MAX | | | |
| \/ | Supply voltage | Operating | 2 | 3.6 | V | | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | | | |
| V _{IH} | High-level input voltage | V _{CC} = 2.7V to 3.6V | 2 | | V | | |
| V _{IL} | Low-level input voltage | V _{CC} = 2.7V to 3.6V | | 8.0 | V | | |
| VI | Input voltage | | 0 | 5.5 | V | | |
| Vo | Output voltage | | 0 | V _{CC} | V | | |
| | High lavel autout arment | V _{CC} = 2.7V | | -12 | Л | | |
| I _{OH} | High-level output current | V _{CC} = 3V | | -24 | mA | | |
| | Low lovel output ourrent | V _{CC} = 2.7V | | 12 | mA | | |
| I _{OL} | Low-level output current | V _{CC} = 3V | | 24 | IIIA | | |
| Δt/Δν | Input transition rise or fall rate | | | 8 | ns/V | | |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.



5.4 Recommended Operating Conditions, SN74LVC08A

See(1)

| | | | | | SN74LV | /C08A | | | | |
|-----------------|-----------------------------|----------------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------|--|
| | | | T _A = | 25°C | -40°C to | +85°C | –40°C to | -40°C to +125°C | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| \/ | Supply voltage | Operating | 1.65 | 3.6 | 1.65 | 3.6 | 1.65 | 3.6 | V | |
| V_{CC} | Supply voltage | Data retention only | 1.5 | | 1.5 | | 1.5 | | V | |
| | | V _{CC} = 1.65V to 1.95V | 0.65 × V _{CC} | | 0.65 × V _{CC} | | 0.65 × V _{CC} | | | |
| V_{IH} | High-level input voltage | V _{CC} = 2.3V to 2.7V | 1.7 | | 1.7 | | 1.7 | | V | |
| | | V _{CC} = 2.7V to 3.6V | 2 | | 2 | | 2 | | | |
| | | V _{CC} = 1.65V to 1.95V | | 0.35 × V _{CC} | | 0.35 × V _{CC} | | 0.35 × V _{CC} | | |
| V_{IL} | Low-level input voltage | V _{CC} = 2.3V to 2.7V | | 0.7 | | 0.7 | | 0.7 | V | |
| | | V _{CC} = 2.7V to 3.6V | | 0.8 | | 0.8 | | 0.8 | | |
| VI | Input voltage | | 0 | 5.5 | 0 | 5.5 | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V | |
| | | V _{CC} = 1.65V | | -4 | | -4 | | -4 | | |
| | High-level | V _{CC} = 2.3V | | -8 | | -8 | | -8 | | |
| l _{OH} | output current | V _{CC} = 2.7 V | | -12 | | -12 | | -12 | mA | |
| | | V _{CC} = 3V | | -24 | | -24 | | -24 | | |
| | | V _{CC} = 1.65V | | 4 | | 4 | | 4 | | |
| | Low-level | V _{CC} = 2.3V | | 8 | | 8 | | 8 | m 1 | |
| l _{OL} | output current | V _{CC} = 2.7V | | 12 | | 12 | | 12 | mA | |
| | | V _{CC} = 3V | | 24 | | 24 | | 24 | 1 | |
| Δt/Δν | Input transition r | ise or fall rate | | 8 | | 8 | | 8 | ns/V | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.5 Thermal Information

| | | | | SN74 | LVC08A | | | |
|-----------------------|--|---------------|-------------|--------------|------------|---------------|---------------|------|
| | | BQA (WQFN) | D (SOIC) | DB (SSOP) | NS (SO) | PW (TSSOP) | RGY (LCCC) | UNIT |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 102.3 | 98.6 | 112.8 | 95.1 | 127.7 | 51.1 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 96.8 | 56.0 | 65.3 | 52.7 | 56.0 | 56.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 70.9 | 53.3 | 60.2 | 53.9 | 69.5 | 27.5 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 16.6 | 16.4 | 25.3 | 17.9 | 8.9 | 4.5 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 70.9 | 53.0 | 59.6 | 53.6 | 68.9 | 27.7 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 50.1 | _ | _ | _ | _ | 19.1 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics, SN54LVC08A

over recommended operating free-air temperature range (unless otherwise noted)

| | | | SN54 | LVC08A | | |
|------------------|--|-----------------|-----------------------|------------------------|--------------|--|
| PARAMETER | TEST CONDITIONS | V _{cc} | –55°C | to +125°C | UNIT | |
| | | | MIN | TYP ⁽¹⁾ MAX | | |
| | I _{OH} = -100 μA | 2.7V to 3.6V | V _{CC} - 0.2 | | | |
| V _{OH} | I _{OH} = -12 mA | 2.7V | 2.2 | | _V | |
| | 10H 12 IIIA | 3V | 2.4 | | v | |
| | I _{OH} = -24 mA | 3V | 2.2 | | | |
| | I _{OL} = 100 μA | 2.7V to 3.6V | | 0.2 | | |
| V _{OL} | I _{OL} = 12 mA | 2.7V | | 0.4 | V | |
| | I _{OL} = 24 mA | 3V | | 0.55 | | |
| Iı | V _I = 5.5 V or GND | 3.6V | | ±5 | μA | |
| I _{cc} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6V | | 10 | μΑ | |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.7V to 3.6V | | 500 | μA | |
| C _i | V _I = V _{CC} or GND | 3.3V | | 5 | pF | |

⁽¹⁾ $T_A = 25^{\circ}C$

5.7 Electrical Characteristics, SN74LVC08A

over recommended operating free-air temperature range (unless otherwise noted)

| | | | | | S | N74LVC08A | | | | |
|------------------|---|-----------------|-----------------------|------|------|-----------------------|------|-----------------------|------|------|
| PARAMETER | TEST CONDITIONS | V _{cc} | T _A = | 25°C | | -40°C to + | 85°C | -40°C to +125°C | | UNIT |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| | I _{OH} = -100 μA | 1.65V to 3.6V | V _{CC} - 0.2 | | | V _{CC} - 0.2 | | V _{CC} - 0.3 | | |
| | I _{OH} = -4 mA | 1.65V | 1.29 | | | 1.2 | | 1.05 | | |
| | I _{OH} = –8 mA | 2.3V | 1.9 | | | 1.7 | | 1.55 | | V |
| V _{OH} | I _{OH} = -12 mA | 2.7V | 2.2 | | | 2.2 | | 2.05 | | V |
| | 10H12 IIIA | 3V | 2.4 | | | 2.4 | | 2.25 | | |
| | I _{OH} = -24 mA | 3V | 2.3 | | | 2.2 | | 2 | | |
| | I _{OL} = 100 μA | 1.65V to 3.6V | | | 0.1 | | 0.2 | | 0.3 | |
| | I _{OL} = 4 mA | 1.65V | | | 0.24 | | 0.45 | | 0.6 | |
| V _{OL} | I _{OL} = 8 mA | 2.3V | | | 0.3 | | 0.7 | | 0.75 | V |
| | I _{OL} = 12 mA | 2.7V | | | 0.4 | | 0.4 | | 0.6 | |
| | I _{OL} = 24 mA | 3V | | | 0.55 | | 0.55 | | 0.8 | |
| II | V _I = 5.5 V or GND | 3.6V | | | ±1 | | ±5 | | ±20 | μA |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6V | | | 1 | | 10 | | 40 | μΑ |
| ΔI _{CC} | One input at $V_{CC} = 0.6 \text{ V}$, Other inputs at V_{CC} or GND | 2.7V to 3.6V | | | 500 | | 500 | | 5000 | μΑ |
| Ci | V _I = V _{CC} or GND | 3.3V | | 5 | | , | | | | pF |



5.8 Switching Characteristics, SN54LVC08A

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | | | | SN54LV | C08A | | |
|------------|-----------------|----------------|-----------------|--------------------|------|------|--|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{cc} | -55°C to +125°C | | UNIT | |
| | | | | MIN | MAX | | |
| + . | A or B | V | 2.7V | | 4.8 | ne | |
| Lpd | AUID | 1 | 3.3V ± 0.3V | 1 | 4.1 | ns | |

5.9 Switching Characteristics, SN74LVC08A

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | | | | SN74LVC08A | | | | | | | |
|--------------------|-----------------|----------------|-----------------|-----------------------|-----|-----|-------------------|-----|--------------------|------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | -40°C to +85°C | | -40°C to +125°C | | UNIT |
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| | | Y | 1.8V ± 0.15V | 1 | 5 | 9.3 | 1 | 9.8 | 1 | 11.3 | ns |
| | A or B | | 2.5V ± 0.2V | 1 | 2.9 | 6.4 | 1 | 6.9 | 1 | 9 | |
| t _{pd} | AOIB | | 2.7V | 1 | 3 | 4.6 | 1 | 4.8 | 1 | 6 | |
| | | | 3.3V ± 0.3V | 1 | 2.6 | 3.9 | 1 | 4.1 | 1 | 5.5 | |
| t _{sk(o)} | | | 3.3V ± 0.3V | | | | | 1 | - | 1.5 | ns |

5.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$

| I A | PARAMETER | TEST CONDITIONS | V _{cc} | TYP | UNIT |
|----------|--|--------------------|-----------------|-----|------|
| | | | 1.8 V | 7 | |
| C_{pd} | Power dissipation capacitance per gate | f = 10 MHz | 2.5 V | 9.8 | pF |
| | | | 3.3 V | 10 | |

Submit Document Feedback

5.11 Typical Characteristics




Figure 5-1. Propagation Delay (Low to High Transition)
vs Load Capacitance





Figure 5-2. Propagation Delay (High to Low Transition)
vs Load Capacitance




6 Parameter Measurement Information

Load Circuit and Voltage Waveforms



| TEST | S 1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| V | INF | PUTS | W | V | | В | V | |
|-----------------|-----------------|--------------------------------|--------------------|---------------------|-------|----------------|------------|--|
| V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | R _L | V D | |
| 1.8 V ± 0.15 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 1 k Ω | 0.15 V | |
| 2.5 V ± 0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 500 Ω | 0.15 V | |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |
| 3.3 V ± 0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z₀ = 50 W.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

7 Detailed Description

7.1 Overview

The SN74LVC08 device contains four 2-input positive AND gate device and performs the Boolean function Y = A × B. This device is useful when multiple AND function is used in the system.

7.2 Functional Block Diagram



Figure 7-1. Logic Diagram, Each Gate (Positive Logic)

7.3 Feature Description

7.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the Section 5.1 must be followed at all times.

7.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modelled as a resistor in parallel with the input capacitance given in the Section 5.6 and Section 5.7. The worst case resistance is calculated with the maximum input voltage, given in the Section 5.1, and the maximum input leakage current, given in the Section 5.6 and Section 5.7, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in Section 5.3 and Section 5.4 to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be utilized to condition the input signal prior to the standard CMOS input.

7.3.3 Clamp Diodes

The inputs to this device have negative clamping diodes. The outputs to this device have both positive and negative clamping diodes as shown in Figure 7-2.

CAUTION

Voltages beyond the values specified in the *Section 5.1* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output



7.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Section 5.1*.

7.4 Device Functional Modes

Table 7-1 lists the functional modes for the SN54LVC08A and SN74LVC08A devices.

Table 7-1. Truth Table

| INP | UTS | OUTPUT | | | | |
|-----|-----|--------|--|--|--|--|
| Α | В | Υ | | | | |
| L | L | L | | | | |
| L | Н | L | | | | |
| Н | L | L | | | | |
| Н | Н | Н | | | | |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74LVC08A is used to drive CMOS device and used for implementing AND logic. The LVC family can support current drive of about 24 mA at 3-V V_{CC} . The inputs for SN74LVC08A are 5.5-V tolerant allowing it to translate down to V_{CC} .

8.2 Typical Application




Figure 8-1. Three Input AND Gate Implementation and Driving LED

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

SN74LVC08A contains four AND gates in one package which can be used for individual AND function or to implement complex Boolean logic. Figure 8-1 shows an example of implementing 3input AND function. AB are inputs for AND gate which are connected to another AND gate. $Z=A\times B\times C$. SN74LVC08A support high drive current of 24 mA which can be used to drive LEDs of even Drive low current signal FETs, an example is shown in Figure 8-1 TI recommends to use a series resistance to limit the current. If V_{CC} is 3 V, and LED current should be 10 mA, and the forward-voltage of LED is 2.5 V, then R as shown in Figure 8-1 is calculated using Equation 1:


$$R = (V_{CC} - V_{LED}) / I$$

$$R = (3 - 2.5) / 0.01 = 50 \Omega$$
(1)

Copyright © 2024 Texas Instruments Incorporated



8.2.3 Application Curves



Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

The V_{CC} pin must have a good bypass capacitor to prevent power disturbance. TI recommends to use a 0.1- μ F capacitor. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.3 Layout

8.3.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-4 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever makes more sense or is more convenient.

Even low data rate digital signals can have high frequency signal components due to fast edge rates. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-5 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



8.3.2 Layout Examples




Figure 8-4. Example Layout




Figure 8-5. Trace Example



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

9.1.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 9-1. Related Links

| PARTS | PRODUCT FOLDER | ORDER NOW | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | | |
|------------|-----------------------|------------|---------------------|---------------------|---------------------|--|--|
| SN54LVC08A | Click here | Click here | Click here | Click here | Click here | | |
| SN74LVC08A | Click here Click here | | Click here | Click here | Click here | | |

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3.1 Community Resources

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary


This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | Changes from Revision T (July 2019) to Revision U (March 2024) | Page |
|---|---|------|
| • | Updated the structural layout of data sheet | 1 |
| • | Added BQA package to Device Information table | 1 |
| | Added BQA package to Pin Configuration and Functions section | |
| • | Removed Machine Model from Features section and ESD Ratings table | 5 |

Product Folder Links: SN54LVC08A SN74LVC08A



www.ti.com

| • | Added BQA package to Thermal Information table | 6 |
|---|--|---|
| | Updated Layout Example | |
| | | |
| | | |

| Cha | anges from Revision S (August 2015) to Revision T (July 2019) | Page |
|-----|---|------|
| | Changed the order and content of the Features list | |
| | Deleted I _{off} throughout data sheet | 1 |
| | Deleted Device Options table, see Mechanical, Packaging, and Orderable Information at the end of the | |
| (| data sheet | 1 |
| • / | Added V _O > V _{CC} to Output clamp current | 5 |
| • (| Changed MAX value for Output clamp current, I _{OK} and Continuous output current, I _O from: -50 to: ±50 | 5 |
| • (| Changed values in the Thermal Information table to align with JEDEC standards. | 6 |
| • / | Added Balanced High-Drive CMOS Push-Pull Outputs, Standard CMOS Inputs, Clamp Diodes, and Ove | er- |
| 1 | voltage Tolerant Inputs | 11 |
| • [| Deleted sentence referencing "Ioff support" in the Feature Description section | 11 |
| • (| Changed Inputs and Output in <i>Truth Table</i> | 12 |
| • / | Added figure: Trace Example in Layout Examples | 14 |
| | Added Related Documentation and Receiving Notification of Documentation Updates | |



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

19-Mar-2024

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|--|---------|
| 5962-9753401Q2A | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9753401Q2A SNJ54LVC 08AFK | Samples |
| 5962-9753401QCA | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9753401QC A SNJ54LVC08AJ | Samples |
| 5962-9753401QDA | ACTIVE | CFP | W | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9753401QD A SNJ54LVC08AW | Samples |
| SN74LVC08ABQAR | ACTIVE | WQFN | BQA | 14 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08AD | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADBR | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08ADBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08ADE4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADG4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADRE4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADRG3 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADRG4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ADT | ACTIVE | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ANSR | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08ANSRE4 | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC08A | Samples |
| SN74LVC08APW | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |



PACKAGE OPTION ADDENDUM

www.ti.com 19-Mar-2024

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|---------------------|--------------|--|---------|
| SN74LVC08APWG4 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWRG3 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWT | ACTIVE | TSSOP | PW | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08APWTG4 | ACTIVE | TSSOP | PW | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC08A | Samples |
| SN74LVC08ARGYR | ACTIVE | VQFN | RGY | 14 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC08A | Samples |
| SN74LVC08ARGYRG4 | ACTIVE | VQFN | RGY | 14 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC08A | Samples |
| SNJ54LVC08AFK | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9753401Q2A SNJ54LVC 08AFK | Samples |
| SNJ54LVC08AJ | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9753401QC A SNJ54LVC08AJ | Samples |
| SNJ54LVC08AW | ACTIVE | CFP | W | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9753401QD A SNJ54LVC08AW | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com 19-Mar-2024

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC08A, SN74LVC08A:

Catalog: SN74LVC08A

Automotive: SN74LVC08A-Q1, SN74LVC08A-Q1

Enhanced Product: SN74LVC08A-EP, SN74LVC08A-EP

Military: SN54LVC08A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE OPTION ADDENDUM

www.ti.com 19-Mar-2024

• Military - QML certified for Military and Defense Applications



www.ti.com 20-Mar-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC08ABQAR | WQFN | BQA | 14 | 3000 | 180.0 | 12.4 | 2.8 | 3.3 | 1.1 | 4.0 | 12.0 | Q1 |
| SN74LVC08ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LVC08ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC08ADRG3 | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC08ADRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC08ADRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC08ADT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC08ANSR | so | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC08APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC08APWRG3 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC08APWRG4 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC08APWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC08ARGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |



www.ti.com 20-Mar-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ Length (mm) | | Width (mm) | Height (mm) | |
|-----------------|--------------|-----------------|----------------------|------|------------|-------------|------|
| SN74LVC08ABQAR | WQFN | BQA | 14 3000 210.0 185.0 | | 185.0 | 35.0 | |
| SN74LVC08ADBR | SSOP | DB | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC08ADR | SOIC | D | 14 2500 333.2 | | 345.9 | 28.6 | |
| SN74LVC08ADRG3 | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74LVC08ADRG4 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74LVC08ADRG4 | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 |
| SN74LVC08ADT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| SN74LVC08ANSR | SO | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC08APWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC08APWRG3 | TSSOP | PW | 14 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74LVC08APWRG4 | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC08APWT | TSSOP | PW | 14 | 250 | 356.0 | 356.0 | 35.0 |
| SN74LVC08ARGYR | VQFN | RGY | 14 | 3000 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2024

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9753401Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9753401QDA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74LVC08AD | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74LVC08ADE4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74LVC08ADG4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74LVC08APW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| SN74LVC08APWG4 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54LVC08AFK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54LVC08AW | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated