

Order

Now



**TCA9406** SCPS221G - OCTOBER 2010-REVISED NOVEMBER 2018

## TCA9406 2-Bit Bidirectional 1-MHz, I<sup>2</sup>C Bus and SMBus Voltage-Level Translator With 8-kV HBM ESD

Technical

Documents

#### 1 Features

- 2-Bit Bidirectional Translator for SDA and SCL Lines in I<sup>2</sup>C Applications
- Provides Bidirectional Voltage Translation With No **Direction Pin**
- High-Impedance Output SCL A, SDA A, SCL B, SDA\_B Pins When  $OE = Low \text{ or } V_{CC} = 0 \text{ V}$
- Internal 10-kΩ Pullup Resistor on All SDA and SCL Pins
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port ( $V_{CCA} \leq V_{CCB}$ )
- $V_{CC}$  Isolation Feature: If Either  $V_{CC}$  Input Is at • GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V<sub>CCA</sub> or V<sub>CCB</sub> Can Be Ramped First
- Low I<sub>off</sub> of 2  $\mu$ A When Either V<sub>CCA</sub> or V<sub>CCB</sub> = 0 V
- OE Input Can Be Tied Directly to V<sub>CCA</sub> Or Controlled By GPIO
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - A Port
    - 2500-V Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)
  - B Port
    - 8-kV Human-Body Model (A114-B)
    - 250-V Machine Model (A115-A)
    - 1500-V Charged-Device Model (C101)

### 2 Applications

- I<sup>2</sup>C/SMBus
- UART
- GPIO

### 3 Description

Tools &

Software

The TCA9406 is a 2-bit bidirectional I<sup>2</sup>C and SMBus voltage-level translator with an output enable (OE) input. It is operational from 1.65 V to 3.6 V on the Aside, referenced to  $V_{\text{CCA}},$  and from 2.3 V to 5.5 V on the B-side, referenced to V<sub>CCB</sub>. This allows the device to interface between lower and higher logic signal levels at any of the typical 1.8-V, 2.5-V, 3.3-V, and 5-V supply rails.

Support &

Community

2.0

The OE input pin is referenced to V<sub>CCA</sub>, can be tied directly to V<sub>CCA</sub>, but it is also 5.5-V tolerant. The OE pin can also be controlled and set to a logic low to place all the SCL and SDA pins in a high-impedance state, which significantly reduces the quiescent current consumption.

Under normal I<sup>2</sup>C and SMBus operation or other open-drain configurations, the TCA9406 can support up to 2 Mbps; therefore, it is compatible with standard I<sup>2</sup>C speeds where the frequency of SCL is 100 kHz (Standard-mode), 400 kHz (Fast-mode), or 1 MHz (Fast-mode Plus). The device can also be used as a general purpose level translator, and when the A- and B-side ports are both driven with push-pull devices the TCA9406 can support up to 24 Mbps.


The TCA9406 features internal 10-k $\Omega$  pullup resistors on SCL\_A, SDA\_A, SCL\_B, and SDA\_B. Additional external pullup resistors can be added to the bus to reduce the total pullup resistance and speed up rising edges.

Device Information <sup>(1)</sup>						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SM8 (8)	2.95 mm × 2.80 mm				
TCA9406	US8 (8)	2.30 mm × 2.00 mm				
	DSBGA (8)	1.90 mm × 0.90 mm				

#### auto a Information(1)

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Typical Application Block Diagram for TCA9406





## **Table of Contents**

8

81

8.2

8.3

1	Feat	ures 1
2	App	lications1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions 5
6	Spec	cifications
	6.1	Absolute Maximum Ratings 6
	6.2	ESD Ratings 6
	6.3	Recommended Operating Conditions7
	6.4	Thermal Information 7
	6.5	Electrical Characteristics 8
	6.6	Timing Requirements (V <sub>CCA</sub> = 1.8 V $\pm$ 0.15 V)9
	6.7	Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )
	6.8	Timing Requirements (V <sub>CCA</sub> = $3.3 \text{ V} \pm 0.3 \text{ V}$ )
	6.9	Switching Characteristics (V_{CCA} = 1.8 V $\pm$ 0.15 V). 10
	6.10	Switching Characteristics (V <sub>CCA</sub> = 2.5 V $\pm$ 0.2 V). 12
	6.11	Switching Characteristics (V <sub>CCA</sub> = $3.3 \text{ V} \pm 0.3 \text{ V}$ ). 14
	6.12	Typical Characteristics 15
7	Para	meter Measurement Information 16
	7.1	Voltage Waveforms 17

#### Application and Implementation ...... 21 9 9.1 Application Information..... 21 10 Power Supply Recommendations ...... 23 11 Layout...... 23 11.1 Layout Guidelines ..... 23 11.2 Layout Example ..... 23 12 Device and Documentation Support ...... 24 12.1 Receiving Notification of Documentation Updates 24 12.2 Community Resources...... 24 12.3 Trademarks ...... 24 12.4 Electrostatic Discharge Caution ...... 24 12.5 Glossary ...... 24 13 Mechanical, Packaging, and Orderable Information ..... 24

Functional Block Diagram ...... 18

Feature Description..... 18

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision F (October 2018) to Revision G	Page
•	Changed section title From: Pullup or Pulldown Resistors on I/O Lines To: Pullup Resistors on I/O Lines	20
•	Deleted text "An external pull down" and Equation 1 from the Detailed Design Procedure section	21
•	Changed pin 1 From: To controller To: To system in Figure 13	23

## 

#### Changes from Revision E (August 2018) to Revision F

•	Changed the Functional Block Diagram	18
•	Changed the Enable and Disable section	19

#### Changes from Revision D (July 2018) to Revision E

•	Changed the new DSBGA pinout drawing From: Bottom View to: Top View
	Changed the new Debey philot drawing i fem Determine the rep field

#### Changes from Revision C (December 2014) to Revision D

•	Changed the updated pinout drawings	. 5
•	Changed $t_{dis}$ no external load MAX values From: 50 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	10
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	10
•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	11
•	Changed $t_{dis}$ no external load MAX values From: 50 To: 200 ns in Switching Characteristics ( $V_{CCA} = 2.5 V \pm 0.2 V$ )	12
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	12
•	Changed $t_{dis}$ no external load MAX values From: 35 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	13
•	Changed $t_{dis}$ no external load MAX values From: 40 To: 200 ns in Switching Characteristics ( $V_{CCA} = 1.8 V \pm 0.15 V$ )	14



www.ti.com

#### Page

Page

Page



- Changed t<sub>dis</sub> no external load MAX values From: 35 To: 200 ns in Switching Characteristics (V<sub>CCA</sub> = 1.8 V ± 0.15 V)...... 14

3




Cł	hanges from Revision B (June 2013) to Revision C	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
Cł	hanges from Revision A (Febuary 2013) to Revision B	Page


Removed ordering information table, information now located in POA ...... 1

4 Submit Documentation Feedback



## 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN NAME DCT, DCU YZP		PIN				
NAME			TYPE	DESCRIPTION			
SDA_B	1	A1	I/O	Input/output B. Referenced to V <sub>CCB</sub> .			
GND	2	2 B1 GND Ground		Ground			
VCCA 3 C1 Power A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>		A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>					
SDA_A	4	D1	I/O	Input/output A. Referenced to V <sub>CCA</sub> .			
SCL_A	SCL_A 5 D2		I/O	Input/output A. Referenced to V <sub>CCA</sub> .			
OE	6	C2	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\mbox{\scriptsize CCA}}$			
VCCB 7 B2		Power	B-port supply voltage. 2.3 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V				
SCL_B 8 A2		I/O	Input/output B. Referenced to V <sub>CCB</sub> .				

### 6 Specifications

#### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage range		-0.5	4.6	V
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
V	Input voltage range <sup>(2)</sup>	A port	-0.5	4.6	V
VI		B port	-0.5	6.5	v
V	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	A port	-0.5	4.6	V
Vo		B port	-0.5	6.5	V
V	Voltage range applied to any output in the high or low state $^{(2)(3)}$	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo		B port	-0.5	V <sub>CCB</sub> + 0.5	v
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CCA}$  and  $V_{CCB}$  are provided in the recommended operating conditions table.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-	A-Port	±2500	V
V	Electrostatic	001 <sup>(1)</sup>	B-Port	±8000	V
V <sub>(ESD)</sub>	discharge	charge Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V	
		Machine model (MM), A115-A		±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.3 Recommended Operating Conditions

 $V_{CCI}$  is the supply voltage associated with the input port.  $V_{CCO}$  is the supply voltage associated with the output port.

001	11 9 8				•						
			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT				
$V_{CCA}$	Supply voltage <sup>(1</sup>	)			1.65	3.6	V				
V <sub>CCB</sub>	Supply voltage				2.3	5.5	V				
		A part I/Oa	1.65 V to 1.95 V		V <sub>CCI</sub> - 0.2	V <sub>CCI</sub>					
V	High-level	A-port I/Os	2.3 V to 3.6 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V				
V <sub>IH</sub>	input voltage	B-port I/Os			V <sub>CCI</sub> - 0.4	V <sub>CCI</sub>	V				
		OE input	1.65 V to 3.6 V	2.3 V to 5.5 V	$V_{CCA} \times 0.65$	5.5					
	Low-level input voltage	A-port I/Os			0	0.15					
$V_{IL}^{(2)}$			B-port I/Os	1.65 V to 3.6 V	1.65 V to 3.6 V	2.3 V to 5.5 V	2.3 V to 5.5 V	V 2.3 V to 5.5 V	0	0.15	V
		OE input			0	V <sub>CCA</sub> × 0.35					
	A-port I/Os, push-pull driving     Input transition rise or fall rate     B-port I/Os, push-pull driving     Control input			10							
Δt/Δv			1.65 V to 3.6 V 2.3 V to 3	2.3 V to 5.5 V		10	ns/V				
		Control input				10					
T <sub>A</sub>	Operating free-a	ir temperature			-40	85	°C				

(1)  $V_{CCA}$  must be less than or equal to  $V_{CCB}$  (except during power-on transient time), and  $V_{CCA}$  must not exceed 3.6 V. (2) The maximum  $V_{IL}$  value is provided to ensure that a valid  $V_{OL}$  is maintained. The  $V_{OL}$  value is  $V_{IL}$  plus the voltage drop across the passgate transistor.

#### 6.4 Thermal Information

			TCA9406			
	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	YZP	UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.6	199.1	105.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	113.3	72.4	1.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	94.9	77.8	10.8	°C/W	
ΨJT	Junction-to-top characterization parameter	39.4	6.2	3.1	°C/W	
ΨJB	Junction-to-board characterization parameter	93.9	77.4	10.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SCPS221G-OCTOBER 2010-REVISED NOVEMBER 2018

www.ti.com

STRUMENTS

EXAS

## 6.5 Electrical Characteristics<sup>(1)(2)(3)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

		TEST			T <sub>A</sub> = 25°C	–40°C to 85°	c		
	PARAMETER	CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	TYP	MIN	MAX	UNIT	
V <sub>OHA</sub>		$\begin{array}{l} I_{OH} = -20 \ \mu\text{A}, \\ V_{IB} \ \geq V_{CCB} \ - \ 0.4 \ V \end{array}$	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCA</sub> × 0.67		V	
/ <sub>ola</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IB} \leq 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V	
/ <sub>ОНВ</sub>		$    I_{OH} = -20 \ \mu A, \\ V_{IA} \ge V_{CCA} - 0.2 \ V $	1.65 V to 3.6 V	2.3 V to 5.5 V		V <sub>CCB</sub> × 0.67		V	
/ <sub>OLB</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V			0.4	V	
1	OE	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μΑ	
	A port		0 V	0 V to 5.5 V	±1		±2	μA	
off	B port		0 to 3.6 V	0 V	±1		±2	μA	
l <sub>oz</sub>	A or B port	OE less than V <sub>IL</sub>	1.65 V to 3.6 V	2.3 V to 5.5 V	±1		±2	μA	
			1.65 V to $V_{CCB}$	2.3 V to 5.5 V			2.4		
CCA		$V_I = V_O = open,$ $I_O = 0$	3.6 V	0 V			2.2	μΑ	
		10 - 0	0 V	5.5 V			-1		
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V			12		
l <sub>ссв</sub>		$V_1 = V_0 = open,$ $I_0 = 0$	3.6 V	0 V			-1	μΑ	
			0 V	5.5 V			1		
I <sub>CCA</sub> + I	ССВ	$\begin{array}{c} V_{I} = V_{O} = \text{open}, \\ I_{O} = 0 \end{array} \qquad 1.65 \text{ V to } V_{CCB} \qquad 2.3 \text{ V to } 5.5 \text{ V} \end{array}$			14.4	μA			
Cı	OE		3.3 V	3.3 V	2.5		3.5	pF	
	A or B port		3.3 V	3.3 V	10				
Cio	A port				5	6	;	pF	
	B port				6	7.5			

 $\begin{array}{ll} (1) & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ (2) & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ (3) & V_{CCA} \text{ must be less than or equal to } V_{CCB} \text{, and } V_{CCA} \text{ must not exceed 3.6 V.} \end{array}$ 



### 6.6 Timing Requirements ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CCB</sub> =	2.5 V ± 0.2 V			i i i		
	Data rata	Push-pull driving			21	Mhra
	Data rate	Open-drain driving			2	Mbps
	Dula a duratian	Push-pull driving	Dete in sute	47		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns
V <sub>cc</sub> = 3	3.3 V ± 0.3 V		÷		·	
	Dete sets	Push-pull driving			22	N 4h m m
	Data rate	Open-drain driving			2	Mbps
	Dula a duratian	Push-pull driving	Dete in sute	45		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns
V <sub>cc</sub> =	5 V ± 0.5 V		÷		· ·	
	Data rata	Push-pull driving			24	Mhaa
	Data rate	Open-drain driving		2	Mbps	
		Push-pull driving		41		
tw	Pulse duration	Open-drain driving	Data inputs	500		ns

### 6.7 Timing Requirements ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT		
V <sub>CCB</sub> =	= 2.5 V ± 0.2 V				L1			
	Data rate	Push-pull driving			20	Mbps		
	Data fate	Open-drain driving			2			
	Pulse duration	Push-pull driving	Data innuta	50		22		
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500		ns		
V <sub>CC</sub> =	3.3 V ± 0.3 V							
	Data rate	Push-pull driving			22			
	Data fate	Open-drain driving						
	Pulse duration	Push-pull driving	Data innuta	45	45			
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500	500			
V <sub>CC</sub> =	5 V ± 0.5 V							
	Data sata	Push-pull driving			24	Mbps		
	Data rate	Open-drain driving			2			
		Push-pull driving	Data innuta	41	41 500			
t <sub>w</sub>	Pulse duration	Open-drain driving	Data inputs	500				

### 6.8 Timing Requirements ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

				MIN	MAX	UNIT	
V <sub>CC</sub> = 3	3.3 V ± 0.3 V						
	Data rate		23	Mbps			
	Data Tale	Open-drain driving			2	Mops	
	Pulse duration	Push-pull driving	Data inputs	43		ns	
' <sub>W</sub>	t <sub>w</sub> Pulse duration	Open-drain driving	Data Inputs	500	500		
V <sub>CC</sub> =	5 V ± 0.5 V						
	Data rate	Push-pull driving			24	Mbps	
	Dala Tale	Open-drain driving			2	wipps	
+	Pulse duration	Push-pull driving	Push-pull driving Data inputs			ns	
L <sub>W</sub>	Fulse duration	Open-drain driving	Data Inputs	500	500		

SCPS221G-OCTOBER 2010-REVISED NOVEMBER 2018

www.ti.com

Texas Instruments

## 6.9 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT		
$V_{CCB} = 2.5 V \pm 0.2 V$								
t <sub>PHL</sub>			Push-pull driving		5.3			
PHL	А	В	Open-drain driving	2.3	8.8	ns		
t <sub>PLH</sub>		_	Push-pull driving		6.8			
PLH			Open-drain driving		50			
t <sub>PHL</sub>			Push-pull driving		4.4			
PAL	B A Open-drain driving		Open-drain driving	1.9	5.3	ns		
l РLH	2		Push-pull driving		5.3			
•r L n			Open-drain driving		5.3			
t <sub>en</sub>	OE	A or B			200	ns		
t <sub>dis</sub>	OE	A or B	with external load		200	ns		
dis	02		no external load		200	ns		
t.a	A-port ri	se time	Push-pull driving		9.5	ns		
t <sub>rA</sub>			Open-drain driving	38	165	113		
ta	B-port ri	se time	Push-pull driving		10.8	ns		
t <sub>rB</sub>	в-рон п		Open-drain driving	34	145	115		
t <sub>fA</sub>	A-port fa	all time	Push-pull driving		5.9			
А-роп			Open-drain driving		6.9			
	Depart		Push-pull driving		13.8	ns		
t <sub>fB</sub>	B-port fa	all time	Open-drain driving		13.8			
t <sub>SK(O)</sub>	Channel-to-cl	hannel skew			0.7	ns		
			Push-pull driving	21				
Max data rate			Open-drain driving	2		Mbps		
V <sub>CCB</sub> = 3.3 V ± 0.3 V								
<b>t</b>			Push-pull driving		5.4			
t <sub>PHL</sub>	А	в	в	В	Open-drain driving	2.4	9.6	ns
	A	D	Push-pull driving		7.1	113		
t <sub>PLH</sub>			Open-drain driving		40			
			Push-pull driving		4.5			
t <sub>PHL</sub>	P	•	Open-drain driving	1.1	4.4			
	В	A	Push-pull driving		4.5	ns		
t <sub>PLH</sub>			Open-drain driving		4.5			
t <sub>en</sub>	OE	A or B			200	ns		
	05		with external load		200	ns		
t <sub>dis</sub>	OE	A or B	no external load		200	ns		
			Push-pull driving		9.3			
t <sub>rA</sub>	A-port ri	se time	Open-drain driving	30	132	ns		
	_		Push-pull driving		9.1			
t <sub>rB</sub>	B-port ri	se time	Open-drain driving	23	106	ns		
			Push-pull driving		6			
t <sub>fA</sub>	A-port fa	all time	Open-drain driving		6.4	ns		
			Push-pull driving		16.2			
t <sub>fB</sub>	B-port fa	all time	Open-drain driving		16.2	ns		
t <sub>SK(O)</sub>	Channel-to-cl	hannel skew	- F		0.7	ns		
			Push-pull driving	22				
Max data rate			Open-drain driving	22		Mbps		



## Switching Characteristics ( $V_{CCA}$ = 1.8 V ± 0.15 V) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT			
V <sub>CCB</sub> = 5 V ± 0.5 V				i					
			Push-pull driving	6.8					
t <sub>PHL</sub>	А	В	Open-drain driving	2.6	10	ns			
+	A	D	Push-pull driving		7.5	115			
PLH			Open-drain driving		33				
			Push-pull driving		4.7				
t <sub>PHL</sub>	В	٨	Open-drain driving	1.2	4	ns			
•	Б	A	Push-pull driving		0.5	115			
t <sub>PLH</sub>			Open-drain driving		0.5				
en	OE	A or B			200	ns			
	OE	A or B	with external load		200	ns			
dis	UE	AUB	no external load		200	ns			
4	A-port ri	aa tima	Push-pull driving		7.6				
t <sub>rA</sub>	А-рон п	se unie	Open-drain driving	22	95	ns			
	B-port ri	aa tima	Push-pull driving	7.					
t <sub>rB</sub>	в-рон п	se ume	Open-drain driving	10	58	ns			
	A-port f	all time	Push-pull driving		13.3				
t <sub>fA</sub>	А-роп т		Open-drain driving		6.1	ns			
	Dearth	all time	Push-pull driving		16.2	ns			
fB	B-port f		Open-drain driving		16.2				
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns			
May data tata			Push-pull driving	24		Mhaa			
Max data rate			Open-drain driving	2	Mbps				

SCPS221G-OCTOBER 2010-REVISED NOVEMBER 2018

www.ti.com

Texas Instruments

## 6.10 Switching Characteristics ( $V_{CCA} = 2.5 V \pm 0.2 V$ )

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
$V_{CCB} = 2.5 V \pm 0.2 V$						
t			Push-pull driving		3.2	
t <sub>PHL</sub>	А	В	Open-drain driving	1.7	6.3	ns
•	A	Ь	Push-pull driving		3.5	115
t <sub>PLH</sub>			Open-drain driving		3.5	
			Push-pull driving		3	
t <sub>PHL</sub>			Open-drain driving	1.8	4.7	
	В	A	Push-pull driving		2.5	ns
t <sub>PLH</sub>			Open-drain driving		2.5	
t <sub>en</sub>	OE	A or B			200	ns
	05		with external load		200	ns
dis	OE	A or B	no external load		200	ns
	•		Push-pull driving		7.4	
t <sub>rA</sub>	A-port r	ise time	Open-drain driving	34	149	ns
	_	· · · · · · · · · · · · · · · · · · ·	Push-pull driving		8.3	
t <sub>rB</sub>	B-port r	ise time	Open-drain driving	35	151	ns
			Push-pull driving		5.7	
t <sub>fA</sub>	A-port 1	fall time	Open-drain driving		6.9	
			Push-pull driving		7.8	ns
t <sub>fB</sub>	B-port f	fall time	Open-drain driving		8.8	
t <sub>SK(O)</sub>	Channel-to-c	channel skew			0.7	ns
-3K(U)			Push-pull driving	20		
Max data rate			Open-drain driving	2		Mbps
V <sub>CCB</sub> = 3.3 V ± 0.3 V						
			Push-pull driving		3.7	
t <sub>PHL</sub>			Open-drain driving	2	6	
	А	В	Push-pull driving	£	4.1	ns
t <sub>PLH</sub>			Open-drain driving		4.1	
			Push-pull driving		3.6	
t <sub>PHL</sub>				2.6	4.2	
	В	А	Open-drain driving	2.0	4.2	ns
t <sub>PLH</sub>			Push-pull driving			
	05	A D	Open-drain driving		1.6	
t <sub>en</sub>	OE	A or B			200	ns
t <sub>dis</sub>	OE	A or B	with external load		200	ns
			no external load		200	ns
t <sub>rA</sub>	A-port r	ise time	Push-pull driving		6.6	ns
			Open-drain driving	28	121	
t <sub>rB</sub>	B-port r	ise time	Push-pull driving		7.2	ns
	•		Open-drain driving	24	112	
t <sub>fA</sub>	A-port 1	fall time	Push-pull driving		5.5	ns
			Open-drain driving		6.2	-
t <sub>fB</sub>	B-port f	fall time	Push-pull driving		6.7	ns
סו־	2 point		Open-drain driving		9.4	.10
t <sub>SK(O)</sub>	Channel-to-c	channel skew			0.7	ns
Max data rate			Push-pull driving	22		Mbps
			Open-drain driving	2		mopa



## Switching Characteristics ( $V_{CCA} = 2.5 V \pm 0.2 V$ ) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$					÷	
•			Push-pull driving	3.8		
t <sub>PHL</sub>	А	В	Open-drain driving	2.1	5.8	
•	A	D	Push-pull driving		4.4	ns
t <sub>PLH</sub>			Open-drain driving		4.4	
			Push-pull driving		4.3	
PHL	P	•	Open-drain driving	1.2	4	
	В	A	Push-pull driving		1	ns
t <sub>PLH</sub>			Open-drain driving		1	
t <sub>en</sub>	OE	A or B			200	ns
	OE	A	with external load		200	ns
t <sub>dis</sub>	ÛE	A or B	no external load		200	ns
	A	41	Push-pull driving		5.6	ns
t <sub>rA</sub>	A-port ri	se time	Open-drain driving	24	24 89	
	Durantei	41	Push-pull driving	riving		
t <sub>rB</sub>	B-port ri	se time	Open-drain driving	12	64	ns
	A	- 11 4/	Push-pull driving		5.3	
t <sub>fA</sub>	A-port f	ali time	Open-drain driving		5.8	ns
	D	all time	Push-pull driving		6.6	
t <sub>fB</sub>	B-port f		Open-drain driving		10.4	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew			0.7	ns
			Push-pull driving	24		Mhara
Max data rate			Open-drain driving	2	Mbps	

SCPS221G-OCTOBER 2010-REVISED NOVEMBER 2018

www.ti.com

NSTRUMENTS


Texas

## 6.11 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CCB</sub> = 3.3 V ± 0.3 V						
+			Push-pull driving		2.4	
<sup>t</sup> PHL	^	В	Open-drain driving	1.3	4.2	-
	A	D	Push-pull driving		4.2	ns
PLH			Open-drain driving	4.2		
			Push-pull driving		2.5	
PHL	В	•	Open-drain driving	1	124	
	D	A	Push-pull driving		2.5	ns
PLH			Open-drain driving		2.5	
en	OE	A or B			200	ns
	05		with external load		200	ns
dis	OE	A or B	no external load		200	ns
	A		Push-pull driving		5.6	
t <sub>r</sub> A	A-port rise	e time	Open-drain driving	25	116	ns
			Push-pull driving		6.4	
t <sub>rв</sub>	B-port rise	e time	Open-drain driving	26	116	ns
			Push-pull driving		5.4	
fA	A-port fa		Open-drain driving		6.1	ns
			Push-pull driving		7.4	
fв	B-port fal	l time	Open-drain driving		7.6	ns
SK(O)	Channel-to-cha	annel skew			0.7	ns
			Push-pull driving	23		
Max data rate			Open-drain driving	2		Mbps
V <sub>CCB</sub> = 5 V ± 0.5 V						
			Push-pull driving		3.1	
PHL	_	_	Open-drain driving	1.4		I
	A	В	Push-pull driving		4.4	ns
t <sub>PLH</sub>			Open-drain driving		4.4	ł
			Push-pull driving		3.3	
t <sub>PHL</sub>			Open-drain driving	1		
	В	А	Push-pull driving		2.6	ns
<sup>t</sup> PLH			Open-drain driving		2.6	
Len	OE	A or B			200	ns
			with external load		200	ns
t <sub>dis</sub>	OE	A or B	no external load		200	ns
			Push-pull driving		4.8	
t <sub>rA</sub>	A-port rise	e time	Open-drain driving	19	85	ns
			Push-pull driving		7.4	
t <sub>гв</sub>	B-port rise	e time	Open-drain driving	14	72	ns
			Push-pull driving		5	
t <sub>f</sub> A	A-port fal	l time	Open-drain driving		5.7	ns
			Push-pull driving		7.6	
fB	B-port fal	l time	Open-drain driving		8.3	ns
(A)	Channel-to-cha	annel skew			0.7	ns
SK(O)	Channer-to-th		Push-pull driving	24	0.7	119
Max data rate			i aon pan anning	24		Mbps



#### 6.12 Typical Characteristics





#### 7 Parameter Measurement Information




Figure 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver





Figure 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver




#### Figure 6. Load Circuit for Enable-Time and Disable-Time Measurement

- 1.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 2.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 3.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 4.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.




#### Parameter Measurement Information (continued)




#### Figure 7. Pulse Duration



- A.  $\ C_L$  includes probe and jig capacitance.
- B. Waveform 1 in Figure 9 is for an output with internal such that the output is high, except when OE is high (see Figure 6). Waveform 2 in Figure 9 is for an output with conditions such that the output is low, except when OE is high.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz,  $Z_0$  = 50  $\Omega$ , dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.





TEXAS INSTRUMENTS


www.ti.com

#### 8 Detailed Description

#### 8.1 Overview

The TCA9406 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-k $\Omega$  pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. When TCA9406 is disabled the internal pull up resistors are also disabled. While this device is designed for open-drain applications which makes it ideal for I<sup>2</sup>C and SMBus applications, the device can also translate push-pull CMOS logic outputs.


#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Architecture

The TCA9406 architecture (see Figure 5) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.







### Feature Description (continued)

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin is automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TCA9406 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

1) An N-channel pass-gate transistor topology that ties the A-port to the B-port

and

2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The  $V_{GATE}$  gate bias of the N-channel pass transistor is set at approximately one threshold voltage (V<sub>T</sub>) above the  $V_{CC}$  level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k $\Omega$  pullup resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50  $\Omega$  to 70  $\Omega$  during this acceleration phase. To minimize dynamic I<sub>CC</sub> and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

#### 8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or pushpull) drivers that are interfaced to the TCA9406 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-k $\Omega$  pullup resistors.

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the edge-rate and output impedance of the external device driving TCA9406 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the  $t_{PHL}$  and max data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .

#### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TCA9406 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

#### 8.3.4 Enable and Disable

The TCA9406 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. When TCA9406 is disabled, the internal pull up resistors are also disabled meaning if no external pull up resistors are present then the SDA/SCL lines will be left floating. The disable time ( $t_{dis}$ ) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



#### Feature Description (continued)

#### 8.3.5 Pullup Resistors on I/O Lines

Each A-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCA}$ , and each B-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCB}$ . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to  $V_{CCA}$  or  $V_{CCB}$  (in parallel with the internal 10-k $\Omega$  resistors). Adding lower value pullup resistors will effect  $V_{OL}$  levels, however. The internal pullups of the TCA9406 are disabled when the OE pin is low.

#### 8.4 Device Functional Modes

The TCA9406 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TCA9406 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I<sup>2</sup>C or SMBus, where the data is bidirectional and no control signal is available.

#### 9.2 Typical Application



Design Notes: OE can be tied directly to 1.8 V (V<sub>CCA</sub>) to always be in ENABLE mode.

Figure 11. Typical Application Circuit

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the  $V_{CCA} \leq V_{CCB}$ .

Table 1: Desig	in r drameter 5
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

#### **Table 1. Design Parameters**

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

Input voltage range

- Use the supply voltage of the device that is driving the TCA9406 device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>IL</sub> of the input port.
- Output voltage range
  - Use the supply voltage of the device that the TCA9406 device is driving to determine the output voltage range
  - The TCA9406 device has  $10-k\Omega$  internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.

TEXAS INSTRUMENTS

www.ti.com

### 9.2.3 Application Curve




Figure 12. Level-Translation of a 2.5-MHz Signal



#### **10** Power Supply Recommendations

During operation, ensure that  $V_{CCA} \leq V_{CCB}$  at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

#### 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V<sub>CCA</sub>, V<sub>CCB</sub> pin, and G<sub>ND</sub> pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

### 11.2 Layout Example




Figure 13. TCA9406 Layout Example



### **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(40)	
TCA9406DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NF9 (R, Z)	Samples
TCA9406DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(F9, NF9R) NZ	Samples
TCA9406YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9406DCTR	SM8	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
TCA9406DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TCA9406YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.11	2.1	0.56	4.0	8.0	Q1



## PACKAGE MATERIALS INFORMATION

21-Oct-2023



*All	dimensions a	re nominal
------	--------------	------------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9406DCTR	SM8	DCT	8	3000	183.0	183.0	20.0
TCA9406DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
TCA9406DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
TCA9406DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TCA9406YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0

## **DCU0008A**



## **PACKAGE OUTLINE**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA.



## DCU0008A

## **EXAMPLE BOARD LAYOUT**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DCU0008A

## **EXAMPLE STENCIL DESIGN**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **DCT0008A**



## **PACKAGE OUTLINE**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



## **DCT0008A**

## **EXAMPLE BOARD LAYOUT**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **DCT0008A**

## **EXAMPLE STENCIL DESIGN**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## YZP0008



## **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



## YZP0008

## **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



## YZP0008

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated