- Ultralow 3.4 mA Per Channel Quiescent Current
- High Speed
  - 175 MHz Bandwidth (-3 dB, G = 1)
  - 230 V/µs Slew Rate
  - 43 ns Settling Time (0.1%)
- High Output Drive, I<sub>O</sub> = 85 mA (typ)
- Excellent Video Performance
  - 35 MHz Bandwidth (0.1 dB, G = 1)
  - 0.01% Differential Gain
  - 0.05° Differential Phase
- Very Low Distortion

   THD = -64 dBc (f = 1 MHz, R<sub>L</sub> = 150 Ω)
  - THD = –79 dBc (f = 1 MHz,  $R_L$  = 1 k $\Omega$ )
- Wide Range of Power Supplies
   V<sub>CC</sub> = ±5 V to ±15 V
- Available in Standard SOIC or MSOP PowerPAD<sup>™</sup> Package
- Evaluation Module Available

### description

The THS4081 and THS4082 are ultralow-power, high-speed voltage feedback amplifiers that are ideal for communication and video applications. These amplifiers operate off of a very low 3.4-mA quiescent current per channel and have a high output drive capability of 85 mA. The signal-amplifier THS4081 and the dual-amplifier THS4082 offer very good ac performance with 175-MHz bandwidth, 230-V/ $\mu$ s slew rate, and 43-ns settling time (0.1%). With total harmonic distortion (THD) of –64 dBc at f = 1 MHz, the THS4081 and THS4082 are ideally suited for applications requiring low distortion.

RELATED DEVICES					
DEVICE	DESCRIPTION				
THS4011/2	290-MHz Low Distortion High-Speed Amplifiers				
THS4031/2	100-MHz Low Noise High Speed-Amplifiers				
THS4051/2	70-MHz High-Speed Amplifiers				







CAUTION: The THS4081 and THS4082 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLOS274D – DECEMBER 1999 – REVISED JUNE 2001

AVAILABLE OPTIONS						
		PACKAGE	PACKAGED DEVICES			
тд	NUMBER OF CHANNELS	PLASTIC SMALL OUTLINE <sup>†</sup> (D)	PLASTIC MSOP† (DGN)	MSOP SYMBOL	EVALUATION MODULE	
000 to 7000	1	THS4081CD	THS4081CDGN	AEO	THS4081EVM	
0°C to 70°C	2	THS4082CD	THS4082CDGN	AER	THS4082EVM	
-40°C to 85°C	1	THS4081ID	THS4081IDGN	AEQ	—	
	2	THS4082ID	THS4082IDGN	AEP	—	

<sup>†</sup> The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4081CDGN).

### functional block diagram



Figure 1. THS4081 – Single Channel







SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	±16.5 V
Input voltage, V <sub>I</sub>	±V <sub>CC</sub>
Output current, I <sub>O</sub>	150 mÅ
Differential input voltage, V <sub>IO</sub>	±4 V
Continuous total power dissipation	See Dissipation Rating Table
Maximum junction temperature, T <sub>J</sub>	
Operating free-air temperature, T <sub>A</sub> : C-suffix	
I-suffix	–40°C to 85°C
Storage temperature, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds 300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	θJA (°C/W)	θJC (W\3°)	T <sub>A</sub> = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W
-			

<sup>‡</sup> This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the  $\theta_{JA}$  is 95°C/W with a power rating at T<sub>A</sub> = 25°C of 1.32 W.

§ This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in.

PC. For further information, refer to Application Information section of this data sheet.

#### recommended operating conditions

		MIN	NOM MAX	UNIT	
	Dual supply	±5	±15	V	
Supply voltage, $V_{CC+}$ and $V_{CC-}$	Single supply	10	30	V	
	C-suffix	0	70		
Operating free-air temperature, 1 <sub>A</sub>	I-suffix	-40	85	Ĵ	



SLOS274D – DECEMBER 1999 – REVISED JUNE 2001

# electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm 15$ V, R\_L = 150 $\Omega$ (unless otherwise noted)

### dynamic performance

	PARAMETER	T	EST CONDITIONS		MIN TYP	MAX	UNIT	
		$V_{CC} = \pm 15 V$			175		N411-	
		$V_{CC} = \pm 5 V$		Gain = 1	160		MHZ	
	Small-signal bandwidth (–3 dB)	$V_{CC} = \pm 15 V$			70		N411-	
514/		$V_{CC} = \pm 5 V$		Gain = -1	65		MHZ	
BW		$V_{CC} = \pm 15 V$			35			
	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 5 V$		Gain = 1	35		MHZ	
	Full power bandwidth <sup>†</sup>	V <sub>O(pp)</sub> = 20 V,	= 20 V, $V_{CC} = \pm 15 V$		2.7			
		V <sub>O(pp)</sub> = 5 V,	$V_{CC} = \pm 5 V$		7.1		MHZ	
0.0	Slow roto <sup>†</sup>	$V_{CC} = \pm 15 V$ ,	20-V step,	Gain = 5	230		N// -	
SR	Siew rate+	$V_{CC} = \pm 5 V$ ,	5-V step	Gain = 1	170		v/µs	
		$V_{CC} = \pm 15 V$ ,	5-V step		43			
t <sub>S</sub>	Settling time to 0.1%	$V_{CC} = \pm 5 V$ ,	2-V step	Gain = -1	30		ns	
	Settling time to 0.01%	$V_{CC} = \pm 15 V,$	5-V step		233			
		$V_{CC} = \pm 5 V,$	2-V step	Gain = -1	280		ns	

<sup>†</sup> Slew rate is measured from an output level range of 25% to 75%.

<sup>+</sup> Full power bandwidth = slew rate/ $2\pi$  V<sub>O(Peak)</sub>.

#### noise/distortion performance

	PARAMETER	TES	CONDITIONS		MIN TYP	MAX	UNIT
				RL = 150 Ω	-64		
TUD	Total because a facilitate attac	$V_{O(DD)} = 2 V,$	$VCC = \pm 12$ V	$R_L = 1 \ k\Omega$	-79		
THD	lotal narmonic distortion	f = 1 MHz, Gain = 2		RL = 150 Ω	-64		aBC
			$ACC = \pm 2 A$	$R_L = 1 \ k\Omega$	-77		
Vn	Input voltage noise	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$ ,	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  f = 10 \text{ kHz}$		10		nV/√Hz
In	Input current noise	$V_{CC}$ = ±5 V or ±15 V,	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  f = 10 \text{ kHz}$				pA/√Hz
	Differential pairs array	Gain = 2,	NTSC,	$V_{CC} = \pm 15 V$	0.01%		
	Differential gain error	40 IRE modulation,	$\pm 100$ IRE ramp	$V_{CC} = \pm 5 V$	0.01%		
	Gain = 2, NTS		NTSC,	$V_{CC} = \pm 15 V$	0.05°		
	Differential phase error	40 IRE modulation,	$\pm 100$ IRE ramp	$V_{CC} = \pm 5 V$	0.05°		
Х <sub>Т</sub>	Channel-to-channel crosstalk (THS4082 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz		-75		dB



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

## electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

#### dc performance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$	10	19		\//ma\/
	On on loon noin	$V_{CC} = \pm 15 \text{ V},  V_{O} = \pm 10 \text{ V},  R_{L} = 1 \text{ K} \Sigma \Sigma$	T <sub>A</sub> = full range <sup>†</sup>	9			v/mv
	Open loop gain		$T_A = 25^{\circ}C$	8	16		\//ma\/
	$V_{CC} = \pm 5 V$ , $V_{O} = \pm 2.5 V$ , $R_{L} = 250 \Omega$	T <sub>A</sub> = full range <sup>†</sup>	7			v/mv	
	lanut effect veltere		$T_A = 25^{\circ}C$		1	7	
VOS	input onset voltage		T <sub>A</sub> = full range <sup>†</sup>			8	mv
	Offset voltage drift		T <sub>A</sub> = full range <sup>†</sup>		15		μV/°C
	Input high ourrest	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		1.2	6	A
ЧВ	input bias current		T <sub>A</sub> = full range <sup>†</sup>			8	μΑ
			$T_A = 25^{\circ}C$		20	250	
OS	input onset current		T <sub>A</sub> = full range <sup>†</sup>			400	ΠA
	Offset current drift	T <sub>A</sub> = full range <sup>†</sup>			0.3		nA/°C

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

#### input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 V$	±13.8	±14.1		
VICR Common mode input voltage range		$V_{CC} = \pm 5 V$	±3.8	±3.9		V
	Common mode rejection ratio	$V_{CC} = \pm 15 \text{ V}, V_{ICR} = \pm 12 \text{ V}, T_A = \text{full range}^{\dagger}$	78	90		dB
CMRR		$V_{CC} = \pm 5 V$ , $V_{ICR} = \pm 2 V$ , $T_A = full range^{\dagger}$	84	93		dB
RI	Input resistance			1		MΩ
CI	Input capacitance			1.5		pF

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

#### output characteristics

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 V$ ,	RL = 250 Ω	±12	±13.6		
		$V_{CC} = \pm 5 V$ ,	RL = 150 Ω	±3.4	±3.8		V
VO OL	Output voitage swing	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 1 kΩ	±13.5	±13.8		v
		$V_{CC} = \pm 5 V$		±3.5	±3.9		
	Outrast surrout	$V_{CC} = \pm 15 V$		65	85		
IO Output cu	Output current	$V_{CC} = \pm 5 V$	$R_L = 20 \Omega$	50	70		mA
ISC	Short-circuit current <sup>‡</sup>	$V_{CC} = \pm 15 V$			100		mA
RO	Output resistance	Open loop			13		Ω

<sup>‡</sup>Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.



SLOS274D – DECEMBER 1999 – REVISED JUNE 2001

## electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

#### power supply

	PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
		Dual supply		±4.5		±16.5	V
VCC	Supply voltage operating range	Single supply		9		33	V
		V <sub>CC</sub> = ±15 V	$T_A = 25^{\circ}C$		3.4	4.2	
Ι.			T <sub>A</sub> = full range <sup>†</sup>			5	
ICC	Supply current (per amplifier)		$T_A = 25^{\circ}C$		2.9	3.7	mΑ
		$VCC = \pm 5 V$	T <sub>A</sub> = full range <sup>†</sup>			4.5	
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range <sup>†</sup>	79	90		dB

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001



### **TYPICAL CHARACTERISTICS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS274D - DECEMBER 1999 - REVISED JUNE 2001



### **TYPICAL CHARACTERISTICS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS274D - DECEMBER 1999 - REVISED JUNE 2001



### **TYPICAL CHARACTERISTICS**



SLOS274D – DECEMBER 1999 – REVISED JUNE 2001

### **TYPICAL CHARACTERISTICS**





SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

#### theory of operation

The THS408x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_{TS}$  of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 38.



Figure 38. THS4081 Simplified Schematic

### noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ratio (SNR) is very important. The noise model for the THS408x is shown in Figure 39. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise ( $pA/\sqrt{Hz}$ )
- IN- = Inverting current noise (pA/ $\sqrt{Hz}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

### noise calculations and noise figure (continued)



Figure 39. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)\right)^{2} + 4 \text{ kTR}_{s} + 4 \text{ kT}\left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)^{2}}$$

Where:

 $k = Boltzmann's \ constant = 1.380658 \times 10^{-23} \\ T = Temperature in \ degrees \ Kelvin \ (273 + ^{\circ}C) \\ R_F \parallel R_G = Parallel \ resistance \ of \ R_F \ and \ R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

#### noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

NF = 10log 
$$\left[\frac{e_{ni}^{2}}{\left(e_{Rs}\right)^{2}}\right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log 
$$\left[1 + \frac{\left(\left(e_{n}\right)^{2} + \left(IN + \times R_{S}\right)^{2}\right)}{4 \text{ kTR}_{S}}\right]$$

Figure 40 shows the noise figure graph for the THS408x.



Figure 40. Noise Figure vs Source Resistance



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

#### driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS408x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 41. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.



Figure 41. Driving a Capacitive Load

#### offset voltage

The output offset voltage, ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:



Figure 42. Output Offset Voltage Model



### **APPLICATION INFORMATION**

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 43).



Figure 43. Single-Pole Low-Pass Filter

#### circuit layout considerations

To achieve the levels of high frequency performance of the THS408x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS408x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray
  series inductance has been minimized. To realize this, the circuit layout should be made as compact as
  possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting
  input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray
  capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

## **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations

The THS408x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 44(a) and Figure 44(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 44(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD<sup>™</sup> package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD<sup>™</sup> package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 44. Views of Thermally Enhanced DGN Package



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

## **APPLICATION INFORMATION**

### general PowerPAD<sup>™</sup> design considerations (continued)

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.

	Thermal pad area (68 mils x 70 mils) with 5 vias
	(Via diameter = 13 mils)

### Figure 45. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 45. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS408xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS408xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS408xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations (continued)

The actual thermal performance achieved with the THS408xDGN in its PowerPAD<sup>TM</sup> package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD<sup>TM</sup> version of the THS408x IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 46 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

 $P_D$  = Maximum power dissipation of THS408x IC (watts)  $T_{MAX}$  = Absolute maximum junction temperature (150°C)  $T_A$  = Free-ambient air temperature (°C)  $\theta_{JA}$  =  $\theta_{JC} + \theta_{CA}$   $\theta_{JC}$  = Thermal coefficient from junction to case  $\theta_{AA}$  = Thermal coefficient from case to ambient air (°C/W)

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)





#### Figure 46. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations (continued)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiamplifier devices, Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 47 to Figure 50 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using  $V_{CC} = \pm 5$  V, there is generally not a heat problem, even with SOIC packages. But, when using  $V_{CC} = \pm 15$  V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD<sup>™</sup> devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD™. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4082), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier's outputs are identical.





SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

### **APPLICATION INFORMATION**

### general PowerPAD<sup>™</sup> design considerations (continued)





### **APPLICATION INFORMATION**

#### evaluation board

An evaluation board is available for the THS4081 (literature number SLOP242) and THS4082 (literature number SLOP239). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 51. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the *THS4081 EVM User's Guide* or the *THS4082 EVM User's Guide*. To order the evaluation board, contact your local TI sales office or distributor.



Figure 51. THS4081 Evaluation Board





### **PACKAGING INFORMATION**

Orderable D	evice Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4081	CD ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4081C	Samples
THS4081C	DGN ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AEO	Samples
THS4081CE	OGNR ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AEO	Samples
THS40810	DR ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4081C	Samples
THS4081	ID ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40811	Samples
THS4081I	DGN ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AEQ	Samples
THS4081ID	GNR ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AEQ	Samples
THS4082	CD ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4082C	Samples
THS4082C	DG4 ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	0 to 70		Samples
THS4082CE	OGNR ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AER	Samples
THS40820	CDR ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4082C	Samples
THS4082	ID ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40821	Samples
THS4082II	DG4 ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		Samples
THS40821	DGN ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AEP	Samples
THS4082ID	GNR ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 85	AEP	Samples
THS4082	DR ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40821	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



#### www.ti.com

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4081CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
THS4081CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4081IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4082IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Feb-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4081CDGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
THS4081CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4081IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4082CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4082CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4082IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4082IDR	SOIC	D	8	2500	350.0	350.0	43.0

### TEXAS INSTRUMENTS

www.ti.com

5-Feb-2024

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS4081CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4081CDGN	DGN	HVSSOP	8	80	322	6.55	1000	3.01
THS4081ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4081IDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4082CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4082ID	D	SOIC	8	75	505.46	6.76	3810	4

# GENERIC PACKAGE VIEW

# PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

**DGN 8** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

# **DGN0008D**

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# **DGN0008D**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGN0008D

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## **PACKAGE OUTLINE**

# DGN0008G

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

# DGN0008G

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGN0008G

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated