TLC5620C, TLC5620I **QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS**

GND [

REFA 2

REFB∏ 3

REFC ¶ 4

REFD 5

DATA 6

CLK ∏ 7

SLAS081E - NOVEMBER 1994 - REVISED NOVEMBER 2001

N OR D PACKAGE (TOP VIEW)

14 🛮 V_{DD}

13 LDAC

12 DACA

11 DACB

10 ∏ DACC

9 DACD

8∏LOAD

- Four 8-Bit Voltage Output DACs
- 5-V Single-Supply Operation
- **Serial Interface**
- **High-Impedance Reference Inputs**
- **Programmable 1 or 2 Times Output Range**
- Simultaneous Update Facility
- **Internal Power-On Reset**
- **Low-Power Consumption**
- **Half-Buffered Output**

applications

- **Programmable Voltage Sources**
- **Digitally Controlled Amplifiers/Attenuators**
- **Mobile Communications**
- **Automatic Test Equipment**
- **Process Monitoring and Control**
- **Signal Synthesis**

description

The TLC5620C and TLC5620I are quadruple 8-bit voltage output digital-to-analog converters (DACs) with buffered reference inputs (high impedance). The DACs produce an output voltage that ranges between either one or two times the reference voltages and GND, and the DACs are monotonic. The device is simple to use, running from a single supply of 5 V. A power-on reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the TLC5620C and TLC5620I are over a simple three-wire serial bus that is CMOS compatible and easily interfaced to all popular microprocessor and microcontroller devices. The 11-bit command word comprises eight bits of data, two DAC-select bits, and a range bit, the latter allowing selection between the times 1 or times 2 output range. The DAC registers are double buffered, allowing a complete set of new values to be written to the device, then all DAC outputs are updated simultaneously through control of LDAC. The digital inputs feature Schmitt triggers for high noise immunity.

The 14-terminal small-outline (D) package allows digital control of analog functions in space-critical applications. The TLC5620C is characterized for operation from 0°C to 70°C. The TLC5620I is characterized for operation from -40°C to 85°C. The TLC5620C and TLC5620I do not require external trimming.

AVAILABLE OPTIONS


PACKAGE								
TA	SMALL OUTLINE (D)	PLASTIC DIP (N)						
0°C to 70°C	TLC5620CD	TLC5620CN						
-40°C to 85°C	TLC5620ID	TLC5620IN						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



Terminal Functions

TERMII	NAL	1/0	DESCRIPTION
NAME	NO.	"	DESCRIPTION
CLK	7	I	Serial interface clock. The input digital data is shifted into the serial interface register on the falling edge of the clock applied to the CLK terminal.
DACA	12	0	DAC A analog output
DACB	11	0	DAC B analog output
DACC	10	0	DAC C analog output
DACD	9	0	DAC D analog output
DATA	6	I	Serial interface digital data input. The digital code for the DAC is clocked into the serial interface register serially. Each data bit is clocked into the register on the falling edge of the clock signal.
GND	1	- 1	Ground return and reference terminal
LDAC	13	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is taken from high to low.
LOAD	8	I	Serial Interface load control. When LDAC is low, the falling edge of the LOAD signal latches the digital data into the output latch and immediately produces the analog voltage at the DAC output terminal.
REFA	2	1	Reference voltage input to DAC A. This voltage defines the output analog range.
REFB	3	I	Reference voltage input to DAC B. This voltage defines the output analog range.
REFC	4	I	Reference voltage input to DAC C. This voltage defines the output analog range.
REFD	5	I	Reference voltage input to DAC D. This voltage defines the output analog range.
V_{DD}	14	I	Positive supply voltage



detailed description

The TLC5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with 256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected to the GND terminal and the other end is fed from the output of the reference input buffer. Monotonicity is maintained by use of the resistor strings. Linearity depends upon the matching of the resistor elements and upon the performance of the output buffer. Since the inputs are buffered, the DACs always present a high-impedance load to the reference source.

Each DAC output is buffered by a configurable-gain output amplifier that can be programmed to times 1 or times 2 gain.

On power up, the DACs are reset to CODE 0.

Each output voltage is given by:

$$V_O(DACA|B|C|D) = REF \times \frac{CODE}{256} \times (1 + RNG \text{ bit value})$$

where CODE is in the range 0 to 255 and the range (RNG) bit is 0 or 1 within the serial control word.

D7	D6	D5	D4	D3	D2	D1	D0	OUTPUT VOLTAGE
0	0	0	0	0	0	0	0	GND
0	0	0	0	0	0	0	1	(1/256) × REF (1+RNG)
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
0	1	1	1	1	1	1	1	(127/256) × REF (1+RNG)
1	0	0	0	0	0	0	0	(128/256) × REF (1+RNG)
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	(255/256) × REF (1+RNG)

Table 1. Ideal Output Transfer

data interface

With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When LDAC is high during serial programming, the new value is stored within the device and can be transferred to the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit (MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4.




Figure 1. LOAD-Controlled Update (LDAC = Low)






Figure 2. LDAC-Controlled Update




Figure 3. Load-Controlled Update Using 8-Bit Serial Word (LDAC = Low)




Figure 4. LDAC-Controlled Update Using 8-Bit Serial Word

Table 2 lists the A1 and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output range. When RNG = low, the output range is between the applied reference voltage and GND, and when RNG = high, the range is between twice the applied reference voltage and GND.

Table 2. Serial Input Decode

A1	A0	DAC UPDATED
0	0	DACA
0	1	DACB
1	0	DACC
1	1	DACD



linearity, offset, and gain error using single-end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset voltage, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 5.





Figure 5. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below ground.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single-supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. The code is calculated from the maximum specification for the negative offset voltage.

equivalent inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V _{DD} – GND)	7 V
Digital input voltage range	\dots GND – 0.3 V to V _{DD} + 0.3 V
Reference input voltage range, V _{ID}	GND $- 0.3 \text{ V to V}_{DD}^{-} + 0.3 \text{ V}$
Operating free-air temperature range, T _A : TLC5620C	0°C to 70°C
TLC5620I	40°C to 85°C
Storage temperature range, T _{Stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		4.75		5.25	V
High-level input voltage, VIH		0.8 V _{DD}			V
Low-level input voltage, V _{IL}				0.8	V
Reference voltage, V _{ref} [A B C D]				V _{DD} -1.5	V
Analog full-scale output voltage, $R_L = 10 \text{ k}\Omega$			3.5		V
Load resistance, R _L		10			kΩ
Setup time, data input, t _{SU(DATA-CLK)} (see	50			ns	
Valid time, data input valid after CLK↓, t _{V(DA}	50			ns	
Setup time, CLK eleventh falling edge to LO	Setup time, CLK eleventh falling edge to LOAD, t _{SU(CLK-LOAD)} (see Figure 1)				
Setup time, LOAD↑ to CLK↓, t _{Su(} LOAD-CLk	() (see Figure 1)	50			ns
Pulse duration, LOAD, $t_{W(LOAD)}$ (see Figure	e 1)	250			ns
Pulse duration, LDAC, tw(LDAC) (see Figure	2)	250			ns
Setup time, LOAD↑ to LDAC↓, t _{Su(LOAD-LI}	DAC) (see Figure 2)	0			ns
CLK frequency			1	MHz	
On creating free circumparature T	TLC5620C	0		70	°C
Operating free-air temperature, T _A	TLC5620I	-40		85	°C



electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V \pm 5%, $V_{ref} = 2 V_{ref} \times 1$ gain output range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
lН	High-level input current	$V_I = V_{DD}$	·			±10	μΑ
IIL	Low-level input current	V _I = 0 V				±10	μΑ
I _{O(sink)}	Output sink current	Each DAC out	tout	20		·	μΑ
I _{O(source)}	Output source current	Each DAC ou		2			mA
C.	Input capacitance		·		15		n.E
Ci	Reference input capacitance				15		pF
I _{DD}	Supply current	V _{DD} = 5 V				2	mA
I _{ref}	Reference input current	$V_{DD} = 5 V$,	V _{ref} = 2 V			±10	μΑ
EL	Linearity error (end point corrected)	$V_{ref} = 2 V$,	×2 gain (see Note 1)			±1	LSB
ED	Differential-linearity error	$V_{ref} = 2 V$,	×2 gain (see Note 2)			±0.9	LSB
EZS	Zero-scale error	$V_{ref} = 2 V$,	×2 gain (see Note 3)	0		30	mV
	Zero-scale-error temperature coefficient	$V_{ref} = 2 V$,	×2 gain (see Note 4)		10		μV/°C
E _{FS}	Full-scale error	$V_{ref} = 2 V$,	×2 gain (see Note 5)			±60	mV
	Full-scale-error temperature coefficient	$V_{ref} = 2 V$,	×2 gain (see Note 6)		±25		μV/°C
PSRR	Power-supply rejection ratio	See Notes 7 a	and 8		0.5		mV/V

- NOTES: 1. Integral nonlinearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects of zero code and full-scale errors).
 - 2. Differential nonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
 - 3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
 - 4. Zero-scale-error temperature coefficient is given by: $ZSETC = [ZSE(T_{max}) ZSE(T_{min})]/V_{ref} \times 10^{6}/(T_{max} T_{min}).$

 - Full-scale error is the deviation from the ideal full-scale output (V_{ref} 1 LSB) with an output load of 10 kΩ.
 Full-scale-error temperature coefficient is given by: FSETC = [FSE(T_{max}) FSE (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
 - 7. Zero-scale-error rejection ratio (ZSE RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
 - 8. Full-scale-error rejection ratio (FSE RR) is measured by varying the V_{DD} from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage.

operating characteristics over recommended operating free-air temperature range, V_{DD} = 5 V \pm 5%, $V_{ref} = 2 V_{ref} \times 1$ gain output range (unless otherwise noted)

	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output slew rate	$C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega$		1		V/μs
Output settling time	To ± 0.5 LSB, $C_L = 100$ pF, $R_L = 10$ k Ω , See Note 9		10		μs
Large-signal bandwidth	Measured at −3 dB point		100		kHz
Digital crosstalk	CLK = 1-MHz square wave measured at DACA-DACD		-50		dB
Reference feedthrough	See Note 10		-60		dB
Channel-to-channel isolation	See Note 11		-60		dB
Reference input bandwidth	See Note 12		100		kHz

- NOTES: 9. Settling time is the time between a LOAD falling edge and the DAC output reaching full scale voltage within +/-0.5 LSB starting from an initial output voltage equal to zero.
 - 10. Reference feedthrough is measured at any DAC output with an input code = 00 hex with a V_{ref} input = 1 V dc + 1 V_{pp} at 10 kHz.
 - 11. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex with V_{ref} input = 1 V dc + 1 V_{pp} at 10 kHz.
 - 12. Reference bandwidth is the -3 dB bandwidth with an input at V_{ref} = 1.25 V dc + 2 V_{pp} and with a full-scale digital-input code.



PARAMETER MEASUREMENT INFORMATION




Figure 6. Slew, Settling Time, and Linearity Measurements

TYPICAL CHARACTERISTICS

POSITIVE RISE AND SETTLING TIME




Figure 7

NEGATIVE FALL AND SETTLING TIME





Figure 8



TYPICAL CHARACTERISTICS







Figure 9



OUTPUT SOURCE CURRENT vs **OUTPUT VOLTAGE**




Figure 11






Figure 12

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION



NOTE A: Resistor R \geq 10 k Ω

Figure 15. Output Buffering Scheme




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001)

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5620CD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5620C	Samples
TLC5620CDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5620C	Samples
TLC5620CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5620C	Samples
TLC5620CDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5620C	Samples
TLC5620CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC5620CN	Samples
TLC5620ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5620I	Samples
TLC5620IDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5620I	Samples
TLC5620IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5620I	Samples
TLC5620IDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5620I	Samples
TLC5620IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLC5620IN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5620CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC5620IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5620CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC5620IDR	SOIC	D	14	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5620CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC5620CDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLC5620CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC5620ID	D	SOIC	14	50	505.46	6.76	3810	4
TLC5620IDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLC5620IN	N	PDIP	14	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated