


TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008

HIGH-OUTPUT-DRIVE OPERATIONAL AMPLIFIERS WITH SHUTDOWN

FEATURES

- Controlled Baseline
 - One Assembly Site
 - One Test Site
 - One Fabrication Site
- **Extended Temperature Performance of** –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- High Output Drive . . . >300 mA
- Rail-To-Rail Output
- Unity-Gain Bandwidth . . . 2.7 MHz
- Slew Rate . . . 1.5 V/µs
- Supply Current . . . 700 µA/Per Channel
- Supply Voltage Range ... 2.5 V to 6 V
- Universal Op Amp EVM
- Component qualification in accordance with JEDEC and (1) industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.



DESCRIPTION

The TLV411x single-supply operational amplifiers provide output currents in excess of 300 mA at 5 V. This enables standard pin-out amplifiers to be used as high current buffers or in coil driver applications. The TLV4110 and TLV4113 come with a shutdown feature.

The TLV411x is available in the ultra-small MSOP PowerPAD[™] package, which offers the exceptional thermal impedance required for amplifiers delivering high current levels.

All TLV411x devices are offered in SOIC (single and dual) and MSOP PowerPAD (dual).

PACKAGE TYPES NUMBER OF DEVICE SHUTDOWN UNIVERSAL EVM BOARD **CHANNELS** MSOP SOIC TLV4110 1 8 8 Yes TLV4111 1 8 8 _ See the EVM Selection Guide (SLOU060) TLV4112 2 8 8 _ TLV4113 2 10 14 Yes


FAMILY PACKAGE TABLE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

Parts, Microsim PSpice are trademarks of MicroSim Corporation.



TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP SGLS314D-JUNE 2006-REVISED MAY 2008



TLV4110 AND TLV4111 AVAILABLE OPTIONS

T _A	PACKAGED DEVICES							
		MSOP						
	SMALL OUTLINE (D) ^{(1) (2)}	SMALL OUTLINE (DGN) ⁽¹⁾	SYMBOL					
-55°C to 125°C	TLV4110MDREP ⁽³⁾	TLV4110MDGNREP ⁽³⁾	BTB					
-55°C 10 125°C	TLV4111MDREP ⁽³⁾	TLV4111MDGNREP ⁽³⁾	BTC					

(1) The R designation indicates package is taped and reeled.

(2) In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

(3) Product preview.

TLV4112 AND TLV4113 AVAILABLE OPTIONS

		PACKAGE	D DEVICES		
T _A	SMALL OUTLINE		MSOP		
	(D) $^{(1)}$ $^{(2)}$	SMALL OUTLINE (DGN) ⁽¹⁾	SMALL OUTLINE (DGQ) ⁽¹⁾	SYMBOL	
EE%C to 125%C	TLV4112MDREP ⁽³⁾	TLV4112MDGNREP ⁽³⁾	BTD	-	-
–55°C to 125°C	TLV4113MDREP ⁽³⁾	-	-	TLV4113MDGQREP	BTE

(1) The R designation indicates package is taped and reeled.

(2) In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

(3) Product preview.

2

Copyright © 2006–2008, Texas Instruments Incorporated

ÈXAS


NSTRUMENTS

www.ti.com

Product Folder Link(s): TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP



TLV411X PACKAGE PINOUTS



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

V_{DD}	Supply voltage ⁽²⁾	7 V		
V _{ID}	Differential input voltage		±V _{DD}	
VI	Input voltage range			±V _{DD}
I _O	Output current ⁽³⁾			800 mA
	Continuous DMC sutnut surrent (seeh sutnut	of omplifion)	T _J ≤ 105°C	350 mA
I _O	Continuous RMS output current (each output	S output current (each output of amplifier) $T_J \le 150^{\circ}C$		110 mA
	Peak output current (each output of	T _J ≤ 105°C		500 mA
1 ₀	amplifier	T _J ≤ 150°C		155 mA
	Continuous total power dissipation			See Dissipation Rating Table
T _A	Operating free-air temperature range			–55°C to 125°C
TJ	Maximum junction temperature	150°C		
T _{stg}	Storage temperature range	–65°C to 150°C		
	Lead temperature 1,6 mm (1/16 inch) from ca	ase for 10 sec	conds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to GND.


(3) To prevent permanent damage, the die temperature must not exceed the maximum junction temperature.

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008



www.ti.com





DISSIPATION RATING TABLE

PACKAGE	θ _{JC} (°C/W)	θ _{JA} (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 25°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
DGN (8) ⁽¹⁾	4.7	52.7	2.37 W	474.4 mW
DGQ (10) ⁽¹⁾	4.7	52.3	2.39 W	478 mW

(1) See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout, based on information in the section entitled Texas Instruments Recommended Board for PowerPAD, on page 33 of SLMA002.

4



RECOMMENDED OPERATING CONDITIONS

					MIN	MAX	UNIT
V _{DD}	Supply voltage				2.5	6	V
VICR	Common-mode input voltage range				0	V _{DD} – 1.5	V
T _A	Operating free-air temperature				-55	125	°C
)/()	$V_{DD} = 3 V$		2.1		V
	Chutchever turners (off usite as love) ⁽¹⁾	V(on)	$V_{DD} = 5 V$		3.8		V
	Shutdown turnon/off voltage level ⁽¹⁾)/(off)	$V_{DD} = 3 V$			0.9	V
		V(off)	$V_{DD} = 5 V$			1.65	v

(1) Relative to GND

ELECTRICAL CHARACTERISTICS

at recommended operating conditions, V_{DD} = 3 V and 5 V (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			TYP	MAX	UNIT
DC PER	FORMANCE							
V	Innut offect veltere	$V_{IC} = V_{DD}/2, V_{O} = V_{DD}/2$	$V_{IC} = V_{DD}/2, V_{O} = V_{DD}/2, R_{L} = 100 \Omega,$			175	3500	
V _{IO} Input offset voltage		$R_{\rm S} = 50 \ \Omega$		Full range			4000	μV
αVIO	Offset voltage drift			25°C		3		µV/∘C
CMRR	Common mode rejection ratio	V _{DD} = 3 V, R _S = 50	$V_{DD} = 3 \text{ V}, \text{ R}_{S} = 50 \Omega, \text{ V}_{IC} = 0 \text{ to } 2 \text{ V}$			63		
CIVIRR	Common-mode rejection ratio	$V_{DD} = 5 V, R_S = 50$	Ω , V _{IC} = 0 to 4 V	25°C		68		dB
			D 100 0	25°C	78	84		
	Large-signal differential voltage amplification	V _{DD} = 3 V	R _L = 100 Ω	Full range	67			dB
			D 10 kO	25°C	85	100		
			$R_L = 10 k\Omega$	Full range	75			
A _{VD}		V _{DD} = 5 V	P = 100 O	25°C	88	94		
			R _L = 100 Ω	Full range	75			
				25°C	90	110		
		$R_{L} = 10 \text{ ks}$		Full range	85			
INPUT C	CHARACTERISTICS							
1	Input offset current			25°C		0.3	25	n A
I _{IO}	input onset current			Full range			1000	pА
	Input hipp ourrent			25°C		0.3	50	n A
I _{IB} Input bias current				Full range			2000	pА
ri(d)	Differential input resistance			25°C		1000		GΩ
CIC	Common-mode input capacitance	f = 100 Hz		25°C		5		pF

(1) Full range is -55° C to 125° C.

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

at specified free-air temperature, V_{DD} = 3 V and 5 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
ουτρι	JT CHARACTERISTICS	1						
			10	25°C	2.7	2.97		
		$V_{DD} = 3 V$,	I _{OH} = -10 mA	Full range	2.6			
V _{OH} Higł		$V_{IC} = V_{DD}/2$	100	25°C	2.6	2.73		V
	Lich lovel output veltage		I _{OH} = -100 mA	Full range	2.5			
	High-level output voltage	$V_{DD} = 5 \text{ V},$ $I_{OH} = -10 \text{ mA}$	25°C	4.7	4.96			
			$I_{OH} = -10 \text{ mA}$	Full range	4.6			V
		$V_{IC} = V_{DD}/2$	100 1	25°C	4.6	4.76		V
			I _{OH} = -100 mA	Full range	4.5			
			1 10 1	25°C		0.03	0.1	
V _{OL}		$V_{DD} = 3 V and 5 V$,	I _{OL} = 10 mA	Full range			0.2	V
	Low-level output voltage	$V_{IC} = V_{DD}/2$		25°C		0.33	0.4	
				Full range			0.55	
		Measured at 0.5 V	V _{DD} = 3 V	25°C		±220		mA
I _O	Output current	from rail	$V_{DD} = 5 V$	25°C	±320			ШA
		Sourcing		2500		800		
l _{OS}	Short-circuit output current	Sinking		25°C		800		mA
POWE	R SUPPLY			· · ·				
	Supply surrent (ner shernel)	V V /2		25°C		700	1000	
I _{DD} Supply current (per channel)		$v_{\rm O} = v_{\rm DD}/2$	$V_{O} = V_{DD}/2$				1500	μA
		V _{DD} = 2.7 to 3.3 V, N	lo load	25°C	69	82		٩D
	Power supply rejection ratio	$V_{IC} = V_{DD}/2 V$		Full range	65			dB
PSRR	$(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 4.5 to 5.5 V, N	lo load	25°C	69	79		٩D
		$V_{IC} = V_{DD}/2 V$						dB

(1) Full range is -55° C to 125° C.



TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP SGLS314D-JUNE 2006-REVISED MAY 2008

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

at specified free-air temperature, V_{DD} = 3 V and 5 V (unless otherwise noted)

	PARAMETER	TEST COND	TIONS	T _A ⁽¹⁾	MIN TYP	MAX	UNIT	
DYNAMIC	PERFORMANCE	*		· ·				
GBWP	Gain bandwidth product	$R_{L} = 100 \ \Omega, \ C_{L} = 10$	pF	25°C	2.7		MHz	
			V 2V	25°C	0.8 1.57			
SR	Slow rote at unity goin	$V_{o(pp)} = 2.5 V,$ $R_L = 100 \Omega,$	$V_{DD} = 3 V$	Full range	0.4		V/µs	
3K	Slew rate at unity gain	$R_{L} = 100 \Omega_{r}$ $C_{L} = 10 \text{ pF}$	V _{DD} = 5 V	25°C	1 1.57		v/µs	
			$v_{DD} = 5 v$	Full range	0.5			
φM	Phase margin	$R_{L} = 100 \ \Omega, \ C_{L} = 10$	pF	25°C	66			
	Gain margin	$R_{L} = 100 \ \Omega, \ C_{L} = 10$	pF	25°C	16		dB	
		V(STEP) _{pp} = 1 V,	0.1%		0.7			
t _s	Settling time	$A_V = -1,$ $C_L = 10 \text{ pF},$ $R_L = 100 \Omega$	0.01%	25°C	1.3		μs	
NOISE/DI	STORTION PERFORMANCE							
		$V_{O(pp)} = V_{DD}/2 V,$	$A_V = 1$		0.025			
THD+N	Total harmonic distortion, plus noise	$R_{L} = 100 \Omega,$	A _V = 10	25°C	0.035			
		$f = 100 \text{ Hz}$ $A_V = 100$]	0.15			
V	Equivalent input noise voltage	f = 100 Hz		25°C	55		nV/√ Hz	
V _n	Equivalent input noise voitage	f = 10 Hz		25°C	10			
I _n	Equivalent input noise current	f = 1 Hz		25°C	0.31		fA/√ Hz	
SHUTDOV	VN CHARACTERISTICS			· · ·				
I _{DD(SHDN)}	Supply current in shutdown mode (per channel) (TLV4110, TLV4113)	SHDN = 0 V		25°C Full range	3.4	10 15	μA	
t _(ON)	Amplifier turnon time ⁽²⁾				1	.0		
t _(Off)	Amplifier turnoff time ⁽²⁾	R _L = 100 Ω		25°C	3.3		μs	

(1) Full range is -55°C to 125°C.

(2) Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

7

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP SGLS314D-JUNE 2006-REVISED MAY 2008




www.ti.com

TYPICAL CHARACTERISTICS

			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	2, 3
CMRR	Common-mode rejection ratio	vs Frequency	4
V _{OH}	High-level output voltage	vs High-level output current	5, 7
V _{OL}	Low-level output voltage	vs Low-level output current	6, 8
Zo	Output impedance	vs Frequency	9
I _{DD}	Supply current	vs Supply voltage	10
k _{SVR}	Power supply voltage rejection ratio	vs Frequency	11
A _{VD}	Differential voltage amplification and phase	vs Frequency	12
	Gain-bandwidth product	vs Supply voltage	13
SR	Slew rate	vs Supply voltage	14
SK	Siew fale	vs Temperature	15
	Total harmonic distortion+noise	vs Frequency	16
V _n	Equivalent input voltage noise	vs Frequency	17
	Phase margin	vs Capacitive load	18
	Voltage-follower signal pulse response		19, 20
	Inverting large-signal pulse response		21
	Small-signal inverting pulse response		22
	Crosstalk	vs Frequency	23
	Shutdown forward and reverse isolation		24
	Shutdown supply current	vs Free-air temperature	25
	Shutdown supply current/output voltage		26

Table of Graphs



Product Folder Link(s): TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

T_ =

100

2

3

V_{DD} – Supply Voltage – V

Figure 10.

4

150 200

Figure 7.

TA °C

> T۸ 25°C

 $V_{DD} = 5 V$

T₄ = 70°C

250

T_A = 125°C

 $T_A = 70^{\circ}C$

T_A = 25°C


 $T_A = 0^{\circ}C$

T_A = -40°C

5

G009

300



4.5

4.0

V_{DD} – Supply Voltage – V

5.0

5.5

G012

3.5

Submit Documentation Feedback

Copyright © 2006–2008, Texas Instruments Incorporated

Figure 11.

Texas

INSTRUMENTS


Figure 12.

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008



www.ti.com




Copyright © 2006–2008, Texas Instruments Incorporated

Product Folder Link(s): TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008



Texas

INSTRUMENTS

Figure 26.

G025

11

TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION

SHUTDOWN FUNCTION

Two members of the TLV411x family (TLV4110/3) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to just nano amps per channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. In order to save power in shutdown mode, an external pullup resistor is required; therefore, to enable the amplifier, the shutdown terminal must be pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown.

DRIVING A CAPACITIVE LOAD

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin, leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 1 nF, it is recommended that a resistor be placed in series \mathbb{B}_{NULL}) with the output of the amplifier, as shown in Figure 27. A maximum value of 20 Ω is recommended for most applications.




Figure 27. Driving a Capacitive Load

OFFSET VOLTAGE

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage.




Figure 28. Output Offset Voltage Model

Product Folder Link(s): TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP






Figure 29.

GENERAL POWER DESIGN CONSIDERATIONS

When driving heavy loads at high junction temperatures there is an increased probability of electromigration affecting the long-term reliability of ICs. Therefore, to avoid this issue:

• The output current must be limited (at these high-junction temperatures).

OR

• The junction temperature must be limited.

The maximum continuous output current at a die temperature 150°C will be 1/3 of the current at 105°C.

The junction temperature will be dependent on the ambient temperature around the IC, thermal impedance from the die to the ambient and power dissipated within the IC.

 $T_{J} = T_{A} + \theta_{JA} \ \times P_{DIS}$

Where:

 P_{DIS} is the IC power dissipation and is equal to the output current multiplied by the voltage dropped across the output of the IC.

 θ_{IA} is the thermal impedance between the junction and the ambient temperature of the IC.

 $T_{\rm J}$ is the junction temperature.

 T_A is the ambient temperature.

Reducing one or more of these factors results in a reduced die temperature. The 8-pin SOIC (small outline integrated circuit) has a thermal impedance from junction to ambient of 176°C/W. For this reason it is recommended that the maximum power dissipation of the 8-pin SOIC package be limited to 350 mW, with peak dissipation of 700 mW as long as the RMS value is less than 350 mW.

The use of the MSOP PowerPAD[™] dramatically reduces the thermal impedance from junction to case. And, with correct mounting, the reduced thermal impedance greatly increases the IC's permissible power dissipation and output current handling capability. For example, the power dissipation of the PowerPAD[™] is increased to above 1 W. Sinusoidal and pulse-width modulated output signals also increase the output current capability. The equivalent dc current is proportional to the square-root of the duty cycle:

IDC(EQ	$) = I_{Cont} \times \sqrt{(duty cycle)}$	
	CURRENT DUTY CYCLE AT PEAK RATED CURRENT	EQUIVALENT DC CURRENT AS A PERCENTAGE OF PEAK
	100	100
	70	84

50

(1)

13

71

Product Folder Link(s): TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP SGLS314D-JUNE 2006-REVISED MAY 2008



www.ti.com

Note that, with an operational amplifier, a duty cycle of 70% often results in the op-amp sourcing current 70% of the time and sinking current 30%; therefore, the equivalent dc current is still 0.84 times the continuous current rating at a particular junction temperature.

GENERAL PowerPAD DESIGN CONSIDERATIONS

The TLV411x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset lead frame upon which the die is mounted [see Figure 30(a) and Figure 30(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 30(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the previously awkward mechanical methods of heat sinking.




Figure 30. Views of Thermally Enhanced DGN Package



15

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

- 1. Prepare the PCB with a top-side etch pattern, as shown in Figure 31. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLV411x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLV411x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the TLV411x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

Thermal Pad Area




Figure 31. PowerPAD PCB Etch and Via Pattern

TLV4110-EP, TLV4111-EP TLV4112-EP, TLV4113-EP

SGLS314D-JUNE 2006-REVISED MAY 2008



www.ti.com

(2)

For a given θ_{IA} , the maximum power dissipation is shown in Figure 32 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

PD = Maximum power dissipation of TLV411x IC (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

4.0 T_J = 150°C 3.5 DGN Package Maximum Power Dissipation – W Low-K Test PCB 3.0 θ_{JA} = 52.7°C/W 2.5 2.0 SOIC Package Low-K Test PCB 1.5 θ_{JA} = 176°C/W 1.0 0.5 0.0 -55 -40 -25 -10 5 20 35 50 65 80 95 110 125 T_A – Free-Air Temperature – °C G026

NOTE: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 32. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are guiescent power and output power. The designer should never forget about the guiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{IA} decreases and the heat-dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.

16




MACROMODEL INFORMATION

Macromodel information provided was derived using Microsim PartsTM, the model generation software used with Microsim PSpiceTM The Boyle macromodel (see Note 3) and subcircuit in Figure 33 are generated using the TLV411x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases).

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency

- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 3: G.R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4113MDGQREP	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BTE	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV4113-EP :



27-Feb-2024

Catalog : TLV4113

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
	1

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4113MDGQREP	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Sep-2019



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV4113MDGQREP	HVSSOP	DGQ	10	2500	358.0	335.0	35.0	


DGQ 10

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

PowerPAD[™] HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DGQ0010D



PACKAGE OUTLINE

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




DGQ0010D

EXAMPLE BOARD LAYOUT

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DGQ0010D

EXAMPLE STENCIL DESIGN

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated