

Order

Now



TLV379, TLV2379, TLV4379

SBOS785B - APRIL 2016 - REVISED AUGUST 2017

# TLVx379

Technical

Documents

# Cost-Optimized, Low-Voltage, 4-µA, Rail-to-Rail I/O Operational Amplifiers

## 1 Features

- Cost-Optimized Precision Amplifiers
- microPower: 4 μA (Typical)
- Low Offset Voltage: 0.8 mV (Typical)
- Rail-to-Rail Input and Output
- Unity-Gain Stable
- Wide Supply Voltage Range: 1.8 V to 5.5 V
- microSize Packages:
  - 5-Pin SC70
  - 5-Pin SOT-23
  - 8-Pin SOIC
  - 14-Pin TSSOP

## 2 Applications

- Power Banks
- Solar Inverters
- Low-Power Motor Controls
- Battery-Powered Instruments
- Portable Devices
- Medical Instruments
- Handheld Test Equipment

## 3 Description

🤊 Tools &

Software

The TLV379 family of single, dual, and quad operational amplifiers represents a cost-optimized generation of low-voltage and micropower amplifiers. Operating on a supply voltage as low as 1.8 V ( $\pm$ 0.9 V) and consuming extremely low quiescent current of 4 µA per channel, these amplifiers are well-suited for power-sensitive applications. In addition, the rail-to-rail input and output capability allows the TLV379 family to be used in virtually any single-supply application.

Support &

Community


22

The TLV379 (single) is available in 5-pin SC70 and SOT23, and 8-pin SOIC packages. The TLV2379 (dual) comes in an 8-pin SOIC package. The TLV4379 (quad) is offered in a 14-pin TSSOP package. All versions are specified from  $-40^{\circ}$ C to +125°C.

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SC70 (5)	2.00 mm × 1.25 mm			
TLV379	SOT-23 (5)	2.90 mm × 1.60 mm			
	SOIC (8)	4.90 mm × 3.91 mm			
TLV2379	SOIC (8)	4.90 mm × 3.91 mm			
TLV4379	TSSOP (14)	5.00 mm × 4.40 mm			

#### **Device Information**<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## TLV379 in a Battery-Monitoring Application

# **Table of Contents**

1	Feat	tures 1							
2	Арр	Applications 1							
3	Des	Description1							
4	Rev	ision History 2							
5	Dev	ice Comparison Table 3							
6	Pin	Configuration and Functions 3							
7	Spe	cifications6							
	7.1	Absolute Maximum Ratings 6							
	7.2	ESD Ratings6							
	7.3	Recommended Operating Conditions 6							
	7.4	Thermal Information: TLV379 7							
	7.5	Thermal Information: TLV23797							
	7.6	Thermal Information: TLV4379 7							
	7.7	Electrical Characteristics: $V_S = 1.8 V$ to 5.5 V							
	7.8	Typical Characteristics 9							
8	Deta	ailed Description 12							
	8.1	Overview 12							
	8.2	Functional Block Diagram 12							
	8.3	Feature Description 12							

	8.4	Device Functional Modes	13
9	App	lication and Implementation	14
	9.1	Application Information	14
	9.2	Typical Application	14
	9.3	System Examples	15
10	Pow	er Supply Recommendations	17
	10.1	Input and ESD Protection	17
11	Laye	out	18
	11.1	Layout Guidelines	18
	11.2	Layout Example	18
12	Dev	ice and Documentation Support	19
	12.1	Documentation Support	19
	12.2	Related Links	19
	12.3	Receiving Notification of Documentation Updates	19
	12.4	Community Resources	19
	12.5	Trademarks	19
	12.6	Electrostatic Discharge Caution	. 19
	12.7	Glossary	19
13		hanical, Packaging, and Orderable	
	Infor	mation	20

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2016) to Revision B	Page
Added underscores to pin names in Pin Functions tables to match connection diagrams	
Changes from Original (April 2016) to Revision A	Page
Changed DBV pinout	3

2


EXAS




## 5 Device Comparison Table

FEATURES	PRODUCT
1 $\mu\text{A},$ 70 kHz, 2-mV $\text{V}_{\text{OS}},$ 1.8-V to 5.5-V supply	OPAx349
1 $\mu\text{A},5.5$ kHz, 390- $\mu\text{V}$ V_{OS}, 2.5-V to 16-V supply	TLV240x
1 $\mu\text{A},5.5$ kHz, 0.6-mV $V_{\text{OS}},2.5\text{-V}$ to 12-V supply	TLV224x
7 $\mu\text{A},$ 160 kHz, 0.5-mV $\text{V}_{\text{OS}},$ 2.7-V to 16-V supply	TLV27Lx
7 $\mu\text{A},$ 160 kHz, 0.5-mV $\text{V}_{\text{OS}},$ 2.7-V to 16-V supply	TLV238x
20 $\mu\text{A},$ 350 kHz, 2-mV V_{OS}, 2.3-V to 5.5-V supply	OPAx347
20 μA, 500 kHz, 550-μV V <sub>OS</sub> , 1.8-V to 3.6-V supply	TLV276x
45 μA, 1 MHz, 1-mV V <sub>OS</sub> , 2.1-V to 5.5-V supply	OPAx348

## 6 Pin Configuration and Functions





#### Pin Functions: TLV379


NAME	NO.			I/O	DESCRIPTION	
NAME	DCK	DBV	D	1/0	DESCRIPTION	
–IN	3	4	2	I	Negative (inverting) input	
+IN	1	3	3	I	Positive (noninverting) input	
NC	_	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	4	1	6	0	Output	
V–	2	2	4	—	Negative (lowest) power supply	
V+	5	5	7	—	Positive (highest) power supply	

Copyright © 2016–2017, Texas Instruments Incorporated

### TLV379, TLV2379, TLV4379 SBOS785B – APRIL 2016 – REVISED AUGUST 2017



www.ti.com




## Pin Functions: TLV2379

NAME	NO.	I/O	DESCRIPTION
-IN_A	2	I	Inverting input, channel A
+IN_A	3	Ι	Noninverting input, channel A
–IN_B	6	I	Inverting input, channel B
+IN_B	5	I	Noninverting input, channel B
OUT_A	1	0	Output, channel A
OUT_B	7	0	Output, channel B
V–	4	_	Negative (lowest) power supply
V+	8	_	Positive (highest) power supply

Copyright © 2016–2017, Texas Instruments Incorporated





#### Pin Functions: TLV4379

NAME	NO.	I/O	DESCRIPTION
-IN_A	2	Ι	Inverting input, channel A
+IN_A	3	Ι	Noninverting input, channel A
–IN_B	6	I	Inverting input, channel B
+IN_B	5	I	Noninverting input, channel B
-IN_C	9	I	Inverting input, channel C
+IN_C	10	Ι	Noninverting input, channel C
-IN_D	13	Ι	Inverting input, channel D
+IN_D	12	I	Noninverting input, channel D
OUT_A	1	0	Output, channel A
OUT_B	7	0	Output, channel B
OUT_C	8	0	Output, channel C
OUT_D	14	0	Output, channel D
V–	11	_	Negative (lowest) power supply
V+	4	_	Positive (highest) power supply

SBOS785B-APRIL 2016-REVISED AUGUST 2017



www.ti.com

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$		7	V
Voltage	Signal input pin <sup>(2)</sup>	(V–) – 0.5	(V+) + 0.5	v
Current	Signal input pin <sup>(2)</sup>		±10	mA
	Output short-circuit <sup>(3)</sup>	Conti	Continuous	
	Operating, T <sub>A</sub>	-40	125	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current-limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

## 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(FOD</sub> ) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vs	Supply voltage	Single supply	1.8	5.5	V
		Dual supply	±0.9	±2.75	V
T <sub>A</sub>	Operating temperature		-40	125	°C

6

## 7.4 Thermal Information: TLV379

			TLV379			
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	DBV (SOT23)	D (SOIC)	UNIT	
		5 PINS	5 PINS	8 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	262.2	220.8	130.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.7	148.3	77.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.0	48.2	71.1	°C/W	
ΨJT	Junction-to-top characterization parameter	3.3	28.6	30.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	18.2	47.3	70.6	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Thermal Information: TLV2379

		TLV2379	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	116.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.6	°C/W
ΨJT	Junction-to-top characterization parameter	17.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	57.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.6 Thermal Information: TLV4379

		TLV4379	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	110.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	35.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	°C/W
ΨJT	Junction-to-top characterization parameter	2.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SBOS785B-APRIL 2016-REVISED AUGUST 2017

www.ti.com

STRUMENTS

EXAS

## 7.7 Electrical Characteristics: $V_s = 1.8 V$ to 5.5 V

## at $T_A = 25^{\circ}C$ , $R_L = 25 \text{ k}\Omega$ connected to $V_S$ / 2, and $V_{CM} < (V+) - 1 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE		L			
V <sub>os</sub>	Input offset voltage	$V_{S} = 5 V$		0.8	2.5	mV
dV <sub>OS</sub> /dT	V <sub>OS</sub> drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		3		μV/°C
PSRR	Power-supply rejection ratio		92	104		dB
INPUT VOL	LTAGE RANGE	L			1	
V <sub>CM</sub>	Common-mode voltage range		(V–) – 0.1		(V+) + 0.1	V
		$(V-) < V_{CM} < (V+) - 1 V$	85	100		
CMRR	Common-mode rejection ratio <sup>(1)</sup>	$T_A = -40^{\circ}$ C to +125°C, (V-) < V <sub>CM</sub> < (V+) - 1 V				
INPUT BIA	S CURRENT	·				
I <sub>IB</sub>	Input bias current	$V_{S} = 5 V, V_{CM} \leq V_{S} / 2$		±5		pА
I <sub>IO</sub>	Input offset current	$V_{S} = 5 V$		±5		pА
INPUT IMP	EDANCE	· · ·				
	Differential			10 <sup>13</sup>    3		Ω    pF
	Common-mode			10 <sup>13</sup>    6		Ω    pF
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		2.8		μV <sub>PP</sub>
en	Input voltage noise density	f = 1 kHz		83		nV/√Hz
OPEN-LOC						
A <sub>OL</sub>	Open-loop voltage gain	$V_{S} = 5 V, R_{L} = 5 k\Omega,$ 500 mV < $V_{O}$ < (V+) - 500 mV	90	110		dB
OUTPUT						
		R <sub>1</sub> = 5 kΩ		25	50	
	Voltage output swing from rail	$T_A = -40^{\circ}$ C to +125°C, $R_L = 5 \text{ k}\Omega$			75	mV
I <sub>SC</sub>	Short-circuit current			±5		mA
C <sub>LOAD</sub>	Capacitive load drive		See Capacitive L	oad and Stabil	ity section	
R <sub>OUT</sub>	Closed-loop output impedance	G = 1, f = 1 kHz, I <sub>O</sub> = 0		10		Ω
Ro	Open-loop output impedance	$f = 100 \text{ kHz}, I_0 = 0$		28		kΩ
-	CY RESPONSE (C <sub>LOAD</sub> = 30 pF)	, ,				
GBW	Gain bandwidth product			90		kHz
SR	Slew rate	G = 1		0.03		V/µs
	Overload recovery time	V <sub>IN</sub> × Gain > V <sub>S</sub>		25		μS
t <sub>ON</sub>	Turn-on time			1		ms
POWER SI		1	I			
Vs	Specified, operating voltage range		1.8		5.5	V
la	Quiescent current per amplifier	$V_{\rm S} = 5 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		4	12	μA
		5 / A	1			r :
T <sub>A</sub>	Specified, operating range		-40		125	°C
T <sub>stq</sub>	Storage range		-65		150	°C


(1) See typical characteristic graph, Common-Mode Rejection Ratio vs Frequency (Figure 2).

8



## 7.8 Typical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V, and  $R_L = 25$  k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)



## TLV379, TLV2379, TLV4379

SBOS785B-APRIL 2016-REVISED AUGUST 2017


www.ti.com

**STRUMENTS** 

EXAS


## **Typical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V, and  $R_L = 25$  k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)





## **Typical Characteristics (continued)**




at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, and R<sub>L</sub> = 25 k $\Omega$  connected to V<sub>S</sub> / 2 (unless otherwise noted)

## 8 Detailed Description

### 8.1 Overview

The TLV379 devices are a family of micropower, low-voltage, rail-to-rail input and output operational amplifiers designed for battery-powered applications. This family of amplifiers features impressive bandwidth (90 kHz), low bias current (5 pA), low noise (83 nV/ $\sqrt{Hz}$ ), and consumes very low quiescent current of only 12  $\mu$ A (maximum) per channel.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

### 8.3.1 Operating Voltage

The TLV379 series is fully specified and tested from 1.8 V to 5.5 V ( $\pm$ 0.9 V to  $\pm$ 2.75 V). Parameters that vary with supply voltage are illustrated in the *Typical Characteristics* section.

### 8.3.2 Rail-to-Rail Input

The input common-mode voltage range of the TLV379 family typically extends 100 mV beyond each supply rail. This rail-to-rail input is achieved using a complementary input stage. CMRR is specified from the negative rail to 1 V below the positive rail. Between (V+) - 1 V and (V+) + 0.1 V, the amplifier operates with higher offset voltage because of the transition region of the input stage. See the typical characteristic graph, *Offset Voltage vs Common-Mode Voltage vs Temperature* (Figure 7).



### Feature Description (continued)

### 8.3.3 Rail-to-Rail Output

ued)

TLV379, TLV2379, TLV4379

SBOS785B - APRIL 2016 - REVISED AUGUST 2017

Designed as a micropower, low-noise operational amplifier, the TLV379 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 25 k $\Omega$ , the output typically swings to within 5 mV of either supply rail, regardless of the power-supply voltage applied.

### 8.3.4 Capacitive Load and Stability

Follower configurations with load capacitance in excess of 30 pF can produce extra overshoot (see the typical characteristic graph, *Small-Signal Overshoot vs Capacitive Load*, Figure 11) and ringing in the output signal. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10  $\Omega$  to 20  $\Omega$ ) resistor, R<sub>S</sub>, in series with the output as shown in Figure 14. This resistor significantly reduces ringing and maintains direct current (dc) performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, a voltage divider is created, introducing a dc error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio of R<sub>S</sub> / R<sub>L</sub> and is generally negligible.




Figure 14. Series Resistor in Unity-Gain Buffer Configuration Improves Capacitive Load Drive

In unity-gain inverter configuration, phase margin can be reduced by the reaction between the capacitance at the operational amplifier (op amp) input and the gain-setting resistors. Best performance is achieved by using smaller-value resistors. However, when large-value resistors cannot be avoided, a small (4 pF to 6 pF) capacitor ( $C_{FB}$ ) can be inserted in the feedback, as shown in Figure 15. This configuration significantly reduces overshoot by compensating the effect of capacitance ( $C_{IN}$ ) that includes the amplifier input capacitance (3 pF) and printed circuit board (PCB) parasitic capacitance.




Figure 15. Improving Stability for Large  $R_F$  and  $R_{IN}$ 

## 8.4 Device Functional Modes

The TLV379 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V ( $\pm$ 0.9 V) and 5.5 V ( $\pm$ 2.75 V).

## 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

### 9.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 16. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor  $R_I$  and the feedback resistor  $R_F$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Application Schematic

### 9.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range ( $V_{CM}$ ) and the output voltage swing to the rails ( $V_O$ ) must also be considered. For instance, this application scales a signal of ±0.5 V (1 V) to ±1.8 V (3.6 V). Setting the supply at ±2.5 V is sufficient to accommodate this application.

### 9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$
(1)
$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(2)



### **Typical Application (continued)**

When the desired gain is determined, choose a value for  $R_I$  or  $R_F$ . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Very small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k $\Omega$  for  $R_I$ , meaning 36 k $\Omega$  is used for  $R_F$ . These values are determined by Equation 3:

$$A_V = -\frac{R_F}{R_I}$$

(3)

### 9.2.3 Application Curve




Figure 17. Inverting Amplifier Input and Output

## 9.3 System Examples

Figure 18 shows the basic configuration for a bridge amplifier using the TLV379.




Figure 18. Single Op Amp Bridge Amplifier

## System Examples (continued)


Figure 19 shows the TLV2379 used as a window comparator. The threshold limits are set by V<sub>H</sub> and V<sub>L</sub>, with V<sub>H</sub> > V<sub>L</sub>. When V<sub>IN</sub> < V<sub>H</sub>, the output of A1 is low. When V<sub>IN</sub> > V<sub>L</sub>, the output of A2 is low. Therefore, both op amp outputs are at 0 V as long as V<sub>IN</sub> is between V<sub>H</sub> and V<sub>L</sub>. This architecture results in no current flowing through either diode, Q1 in cutoff, with the base voltage at 0 V, and V<sub>OUT</sub> forced high.

If  $V_{IN}$  falls below  $V_L$ , the output of A2 is high, current flows through D2, and  $V_{OUT}$  is low. Likewise, if  $V_{IN}$  rises above  $V_H$ , the output of A1 is high, current flows through D1, and  $V_{OUT}$  is low.

The window comparator threshold voltages are set using Equation 4 and Equation 5.

$$V_{H} = \frac{R_{2}}{R_{1} + R_{2}} \times V_{S}$$

$$V_{L} = \frac{R_{4}}{R_{3} + R_{4}} \times V_{S}$$
(4)
(5)



- (1)  $R_{IN}$  protects A1 and A2 from possible excess current flow.
- (2) IN4446 or equivalent diodes.
- (3) 2N2222 or equivalent NPN transistor.



## **10** Power Supply Recommendations

The TLV379 family is specified for operation from 1.8 V to 5.5 V ( $\pm$ 0.9 V to  $\pm$ 2.75 V); many specifications apply from  $-40^{\circ}$ C to  $\pm$ 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

### CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement; see the *Layout Guidelines* section.

### **10.1** Input and ESD Protection

The TLV379 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 20 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input that must be kept to a minimum in noise-sensitive applications.




Figure 20. Input Current Protection




## 11 Layout


### 11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most
  effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to
  ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to
  physically separate digital and analog grounds, paying attention to the flow of the ground current. For
  more detailed information, see *Circuit Board Layout Techniques*, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close as possible to the device. Keep R<sub>F</sub> and R<sub>G</sub> close to the inverting input in order to minimize parasitic capacitance, as shown in Figure 21.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



## 11.2 Layout Example






Figure 22. Schematic Representation of Figure 21



## **12 Device and Documentation Support**

## **12.1** Documentation Support

### 12.1.1 Related Documentation

For related documentation, see the following:

- EMI Rejection Ratio of Operational Amplifiers (SBOA128)
- Circuit Board Layout Techniques (SLOA089)
- QFN/SON PCB Attachment (SLUA271)
- Quad Flatpack No-Lead Logic Packages (SCBA017)

## 12.2 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV379	Click here	Click here	Click here	Click here	Click here
TLV2379	Click here	Click here	Click here	Click here	Click here
TLV4379	Click here	Click here	Click here	Click here	Click here

### Table 1. Related Links

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration

among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2016–2017, Texas Instruments Incorporated



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
TLV2379IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	V2379	Samples
TLV379IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	12N	Samples
TLV379IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	12N	Samples
TLV379IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	120	Samples
TLV379IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	120	Samples
TLV379IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 379	Samples
TLV4379IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4379	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

28-May-2023

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2379IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV379IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV379IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV379IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV379IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV379IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4379IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

21-Oct-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2379IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV379IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV379IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV379IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TLV379IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
TLV379IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV4379IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

# **DBV0005A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DCK0005A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.




# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DCK0005A

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the international difference of the international difference

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated