

Sample 8

Buv



TMP814 SLDS151A – MAY 2009– REVISED JUNE 2015

TMP814 Variable Speed Single-phase Full-wave Fan Motor Predriver

Technical

Documents

1 Features

- Predriver for Single-Phase Full-Wave Drive
 - PNP-NMOS is Used as an External Power TR, Enabling High-Efficiency Low-Consumption Drive by Means of the Low-Saturation Output and Single-Phase Full-Wave Drive (PMOS-NMOS Also Applicable)
- External PWM Input Enabling Variable Speed Control
 - Separately-Excited Upper Direct PWM (f = 25 kHz) Control Method, Enabling Highly Silent Speed Control
- Compatible with 12-V, 24-V, and 48-V Power Supplies
- Current Limiter Circuit Incorporated
 - Chopper Type Current Limit at Start
- Reactive Current Cut Circuit Incorporated
 - Reactive Current Before Phase Change is Cut to Enable Silent and Low-Consumption Drive
- Minimum Speed Setting Pin
 - Minimum Speed Can Be Set With External Resistor. Start Assistance Circuit Enables Start at Extremely Low Speed.
- Constant-Voltage Output Pin for Hall Bias

 Lock Protection and Automatic Reset Functions Incorporated

Support &

Community

 FG (Rotation Speed Detection) and RD (Lock Detection) Output

2 Applications

Tools &

Software

- Server Fans (Up to 48 V)
- Appliance Fans (Up to 48 V)

3 Description

The TMP814 is a single-phase bipolar variable speed fan motor predriver that works with an external PWM signal. A highly efficient, quiet and low-power consumption motor driver circuit, with a large variable speed, can be implemented by adding a small number of external components.


This device is optimal for driving large scale fan motors (with large air volume and large current) such as those used in servers and consumer products.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMP814	TSSOP (PW)	4.40 mm x 6.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



2

Table of Contents

1	Feat	tures 1					
2	Applications 1						
3	Des	cription1					
4	Rev	ision History 2					
5	Pin Configuration and Functions						
6	Spe	cifications 4					
	6.1	Absolute Maximum Ratings 4					
	6.2	ESD Ratings 4					
	6.3	Recommended Operating Conditions 4					
	6.4	Thermal Information 4					
	6.5	Electrical Characteristics5					
	6.6	Typical Characteristics 7					
7	Deta	ailed Description 8					
	7.1	Overview					
	7.2	Functional Block Diagram 8					

	7.3	Feature Description	8
	7.4	Device Functional Modes	10
8	Appl	ication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Applications	12
9	Pow	er Supply Recommendations	15
10	Layo	out	15
	10.1	Layout Guidelines	15
	10.2	Layout Example	15
11	Devi	ce and Documentation Support	16
	11.1	Community Resources	16
	11.2	Trademarks	16
	11.3	Electrostatic Discharge Caution	16
	11.4	Glossary	16
12		hanical, Packaging, and Orderable mation	16

4 Revision History

Changes from Original (May 2009) to Revision A

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.




www.ti.com

Page



TMP814 SLDS151A – MAY 2009– REVISED JUNE 2015

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION			
NO.	NAME	I /O	DESCRIPTION			
1	OUT2P	0	Upper-side driver output			
2	OUT2N	0	Lower-side driver output			
3	VCC		Power supply. For the CM capacitor that is a power stabilization capacitor for PWM drive and for absorption of kickback, the capacitance of 0.1 μ F to 1 μ F is used. In this device, the lower TR performs current regeneration by switching the upper TR. Connect CM between V _{CC} and GND, with the thick pattern and along the shortest route. Use a zener diode if kickback causes excessive increase of the supply voltage, because such increase may damage the device.			
4	VLIM	I	Activates the current limiter when SENSE voltage is greater than VLIM voltage. Connect to 6VREG when not used.			
5	SENSE	I	Sense input. Connect to GND when not used.			
6	RMI	I	Minimum speed setting. Connect to 6VREG when not used. If device power can be removed before power is removed from RMI, insert a current limiting resistor to prevent inflow of large current.			
7	VTH	I	VTH : Connect to GND if not used (Full Speed).			
8	CPWM	0	Connect to capacitor CP to set the PWM oscillation frequency. With CP = 100 pF, oscillation occurs at 25 kHz and provides the basic frequency of PWM.			
9	FG	0	Open collector output, which can detect the rotation speed using the FG output according to the phase shift. Leave open when not used.			
10	RD	0	Open collector output. Outputs low during rotation and high at stop. Leave open when not used.			
11	IN-	I	Hall input			
12	HB	0	This is a Hall element bias, that is, the 1.5-V constant-voltage output.			
13	IN+	I	Hall input. Make connecting traces as short as possible to prevent carrying of noise. To futher limit noise, insert a capacitor between IN+ and IN–. The Hall input circuit is a comparator having a hysteresis of 20 mV. The application should ensure that the Hall input level more than three times (60 mVp-p) this hysteresis.			
14	СТ	0	Lock detection time setting. Capacitor CT is connected.			
15	ROFF	I	Sets the soft switching time to cut the reactive current before phase change. Connect to 6VREG when not used.			
16	6VREG	0	6-V regulator output			
17	SGND		Connected to the control circuit power supply system.			
18	VOVER	0	Constant-voltage bias and should be used for application of 24 V and 48 V (see Figure 7). A current limiting resistor should be used. Leave open when not used.			
19	OUT1N	0	Lower-side driver output			
20	OUT1P	0	Upper-side driver output			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	МАХ	UNIT
V _{CC}	Supply voltage			18	V
V _{OUT}	Output voltage	OUT1P, OUT1N, OUT2P, OUT2N		18	V
I _{OUT}	Continuous output current	OUT1P, OUT1N, OUT2P, OUT2N		50	mA
I _{HB}	Continuous output current	НВ		10	mA
V_{TH}	Input voltage	VTH		8	V
V _{RD} V _{FG}	Output voltage	RD, FG		18	V
I _{RD} I _{FG}	Continuous output current	RD, FG		10	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

000

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	
V	(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

$I_{A} = 25^{\circ}$						
				MIN	MAX	UNIT
V_{CC}	Supply voltage			6	16	V
V_{TH}	VTH input voltage	Full-speed mode		0	7	V
VICM	Hall input common phase input voltage			0.2	3	V
T _A	Operating free-air temperature			-30	95	°C

6.4 Thermal Information

		TMP814	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		20 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	83	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	90.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	24.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	0.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	41.5	°C/W


(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 V_{CC} = 12 V, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{6VREG}	Output voltage	6VREG	I _{HB} = 5 mA	5.8	6	6.15	V
V_{VOVER}	Output voltage	VOVER		12	12.8	13.6	V
V _{CRH}	High-level output voltage			4.35	4.55	4.75	V
V _{CRL}	Low-level output voltage	CPWM		1.45	1.65	1.85	V
f _{PWM}	Oscillation frequency		CP = 100 pF	18	25	32	kHz
V _{CTH}	High-level output voltage			3.4	3.6	3.8	V
V _{CTL}	Low-level output voltage			1.4	1.6	1.8	V
I _{CT1}	Charge current	СТ		1.6	2	2.5	μA
I _{CT2}	Discharge current			0.16	0.2	0.28	μA
R _{CT}	Charge/discharge current ratio			8	10	12	
V _{ON}	Output voltage	OUT_N	I _O = 20 mA	4	10		V
I _{OP}	Sink current	OUT_P		15	20		mA
V _{HN}	Hall input sensitivity	H+, H-	Zero peak value (including offset and hysteresis)		10	20	mV
V _{RD} V _{FG}	Low-level output voltage	RD, FG	$I_{RD} = 5 \text{ mA or } I_{FG} = 5 \text{ mA}$		0.15	0.3	V
I _{RDL} I _{FGL}	Output leakage current	KD, FG	V_{RD} = 16 V or V_{FG} = 16 V			30	μA
	Supply current		During drive	4	10	14	mA
I _{CC}	Supply current		During lock protection	4	10	14	ША





A. Minimum speed setting (stop) mode PWM-IN input is filtered to generate the VTH voltage. At low speed, the fan rotates with the minimum speed set with RMI during low speed. If the minimum speed is not set (RMI = 6VREG), the fan stops.

B. Low ↔ high speed mode PWM control is made through comparison of oscillation and VTH voltages with CPWM changing between 1.6 V ↔ 4.6 V.

Upper and lower TRs are turned ON when the VTH voltage is greater. The upper output TR is turned OFF when the VTH voltage is lower, and the coil current is regenerated in the lower TR. Therefore, as the VTH voltage lowers, the output ON duty increases, increasing the coil current and raising the motor speed. The rotation speed is fed back by the FG output.

- C. Full speed mode The full-speed mode becomes effective with the VTH voltage of 1.65 V or less. (VTH must be equal to GND when the speed control is not used.)
- D. PWM-IN input input disconnection mode When the PWM-IN input pin is disconnected, VTH becomes 1.65 V or less and the output enables full drive at 100%. The fan runs at full speed (see Figure 3).

Figure 1. Control Timing



6.6 Typical Characteristics




Figure 2. 6VREGOUT Load Regulation




7 Detailed Description

7.1 Overview

The TMP814 device is a single phase bipolar predriver which uses the hall sensor & speed control inputs for driving the single phase motor connected through H Bridge. The predriver outputs are designed for driving top side P-type devices and bottom side N-channel FETs in the bridge. Multiple protections like overcurrent, soft-start, speed control, lock detect, speed feedback and minimum speed are incorporated in the device. The circuit can be used for driving the 24-V or 48-V system using a VOVER pin, which protects the V_{CC} to be less than the limit of 18 V.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Speed Control

The speed control functionality is obtained by VTH pin of the device. For pulsed inputs user can supply a 20 kHz-100 kHz frequency input (20 kHz to 50 kHz recommended on the pin with a current limiting resistor in between. If not used, this pin needs to be connected to ground for full speed.



7.3.2 Constant Voltage Bias

TMP814

Constant Voltage Bias is provided through VOVER Pin. This must be used for applications of 24 V and 48 V. See Figure 3. This drive limits the V_{CC} under permissible values even when Vm > 18 V. Leave this pin open when not in use.

7.3.3 Soft-Start

Soft-Start Time can be using the ROFF pin. Connect 6 to 6VREG is not used.

7.3.4 Lock Detection

When the rotor is locked by external means or load conditions, The lock detection feature helps to protect the circuit by not allowing the current to rise beyond control. A hiccup mechanism is also provided. The lock detection is enabled by a connection to the lock detection capacitor. When the pin voltage rises to 1.2 V, the constant current charge and discharge circuits cause the drive to and enables it back when voltage reaches 0. If lock detection feature is not desired in the application, then this pin must be connected to ground.

7.3.5 Current Limit

Current limit resistor is connected in a return path of H Bridge connection. This input is connected to the SENSE pin where the Current is limited when the voltage across this resistor crosses the voltage at VLIM Pin. If not used, this pin needs to be connected to ground.

7.3.6 Minimum Speed Setting

Minimum speed setting feature is used with the RMI pin in the device. Connect to 6VREG with a pullup resistor if not used.

7.3.7 Speed Output

The speed of the motor while running can be observed at the FG pin which is an open collector output and needs to be pulled high for using it.

7.3.8 Drive Frequency Selection

The P channel switches in the device are switched with higher frequency whose duty cycle is decided by the speed control input. The frequency of the operation can be decided by the capacitor connected at the CPWM pin. As this is used also for the current limiting canceling signal, be sure to connect the capacitor even when speed control is not used.

7.4 Device Functional Modes

IN–	IN+	СТ	OUT1P	OUT1N	OUT2P	OUT2N	FG	RD	MODE
Н	L	L	L	-	-	Н	L	L	$OUT1 \rightarrow 2 \text{ drive}$
L	Н		-	Н	L	-	OFF		$OUT2 \rightarrow 1 \text{ drive}$
Н	L	Н	OFF	-	-	Н	L	OFF	Lock protection
L	Н		I	Н	OFF	-	OFF		

Table 1. Truth Table⁽¹⁾

(1) During full-speed rotation

VTH	CPWM	IN-	IN+	OUT1P	OUT1N	OUT2P	OUT2N	MODE
	H <u>H L L</u> L H –	L	-	-	Н	$OUT1 \rightarrow 2$ Drive		
L		L	Н	-	Н	L	-	$OUT2 \rightarrow 1$ Drive
	, H L	OFF	-	_	Н	During rotation,		
Н	L	L	Н	-	Н	OFF	-	regeneration in lower TR



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TMP814 device requires few external components for the features described in *Feature Description*. The device needs a 1-uF or more capacitor connected at VCC. The device generates 6-V regulated output which can be used for pullups in the circuit as well as the Hall sensor.

TEXAS INSTRUMENTS

www.ti.com

8.2 Typical Applications

8.2.1 12-V Sample Application Circuit




Figure 3. 12-V Sample Application Circuit

8.2.1.1 Design Requirements

Input Voltage: 6 to 16 V

VCC capacitor: 1 uF or more

H Bridge top side: P-channel FETs

H Bridge bottom side: N-channel FETs

8.2.1.2 Detailed Design Procedure

Pins:

• CPWM Capacitor: 100 pF for 25 kHz switching or appropriate.



Typical Applications (continued)

- VTH Pin connected to Ground for Full speed or supplied with pulsed input.
- RMI Pin Pulled high to 6VREG output or external connection if required.
- ROFF pulled to 6VREG.
- 6VREG connected to Hall Sensor. Hall sensor differential inputs connected to IN+ and IN-.
- SENSE pin or GND.
- CT connected to Lock Detection capacitor (0.47uF or calculated values)or to GND.
- Drive outputs connected to the Gates of the H bridge switches.
- Pullup on FG.
- VLIM and VOVER kept open.


Power Supply:

• Make sure the power supply has set with sufficient current limit at the decided at the motor voltage.

Build the circuit with previously recommended connections at the pins.

Test the motor circuit with hardware connected to it.





TMP814

SLDS151A-MAY 2009-REVISED JUNE 2015

Typical Applications (continued)

8.2.2 24-V/48-V Sample Application Circuit

The device can be used for Vm >Vcc (that is, 24/48 V). The VOVER pin and associated circuit help keep V_{CC} of the device below the V_{CC} limits of the device, allowing Vm to go at 24/48V.




Figure 7. 24-V/48-V Sample Application Circuit



9 Power Supply Recommendations

For testing purposes, a current limited source can be connected with voltage from 6 V to 16 V on printed-circuitboard. Use a 1-µF capacitor (minimum) to take care of load transient requirements.

10 Layout

10.1 Layout Guidelines

Connect a minimum of $1-\mu F$ or greater capacitor close to the power supply pins. Connect other capacitors and resistors according to the calculations (for example, the pullup resistors should be connected at various pins, the c capacitors should be connected at lock detect, and so forth.)

10.2 Layout Example




Figure 8. Recommended Layout



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nom	inal
-------------------------	------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP814PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP814PWR	TSSOP	PW	20	2000	356.0	356.0	35.0


PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated