



DIRECTPATH™ Stereo Headphone Amplifier With Differential Input and HI-Z Mode

FEATURES

- Patented DirectPath[™] Technology Eliminates
 Need for DC-Blocking Capacitors
 - Outputs Biased at 0 V
 - Excellent Low Frequency Fidelity
- Active Click and Pop Suppression
- HI-Z Output Mode
- 2.1 mA Typical Supply Current
- Fully Differential or Single-Ended Inputs
 - Built-In Resistors Reduces Component Count
 - Improves System Noise Performance
- Constant Maximum Output Power from 2.3 V to 5.5 V Supply
 - Simplifies Design to Prevent Acoustic Shock
- Improved RF Noise Immunity
- MicrosoftTM Windows VistaTM Compliant
- High Power Supply Noise Rejection
 - 100 dB PSRR at 217 Hz
 - 90 dB PSRR at 10 kHz
- Wide Power Supply Range: 2.3 V to 5.5 V
- Gain Settings: 0 dB and 6 dB
- Short-Circuit and Thermal-Overload Protection
- ±8 kV HBM ESD Protected Outputs
- Small Package Available
 - 16-Pin, 3 mm × 3 mm Thin QFN

APPLICATIONS

- Smart Phones / Cellular Phones
- Notebook Computers
- CD / MP3 Players
- Portable Gaming


DESCRIPTION

The TPA6135A2 (sometimes referred to as TPA6135) is a DirectPathTM stereo headphone amplifier that eliminates the need for external dc-blocking output capacitors. Differential stereo inputs and built-in resistors set the device gain, further reducing external component count. Gain is selectable at 0 dB or 6 dB. The amplifier drives 25 mW into 16 Ω speakers from a single 2.3 V supply. The TPA6135A2 (TPA6135) provides a constant maximum output power independent of the supply voltage, thus facilitating the design for prevention of acoustic shock.

The TPA6135A2 (TPA6135) features HI-Z mode which can set the outputs to a high impedance configuration. The fully differential inputs reduce system noise pickup between the audio source and the headphone amplifier. The high power supply noise rejection performance and differential architecture provide increased RF noise immunity. For single-ended input signals, connect INL+ and INR+ to ground.

The device has built-in pop suppression circuitry to completely eliminate disturbing pop noise during turn-on and turn-off. The amplifier outputs have short-circuit and thermal-overload protection along with ±8 kV HBM ESD protection, simplifying end equipment compliance to the IEC 61000-4-2 ESD standard.

The TPA6135A2 (TPA6135) operates from a single 2.3 V to 5.5 V supply with 2.1 mA of typical supply current. Shutdown mode reduces supply current to less than 1 μ A.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


DirectPath is a trademark of Texas Instruments. Windows Vista is a trademark of Microsoft Corporation.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


FUNCTIONAL BLOCK DIAGRAM





DEVICE PINOUT

RTE (QFN) PACKAGE (TOP VIEW)




PIN FUNCTIONS

PI	N	1/O/D	DIN DECORIDE ON
NAME	QFN	I/O/P	PIN DESCRIPTION
INL-	1	I	Inverting left input for differential signals; left input for single-ended signals
INL+	2	I	Non-inverting left input for differential signals. Connect to ground for single-ended input applications
INR+	3	I	Non-inverting right input for differential signals. Connect to ground for single-ended input applications
INR-	4	I	Inverting right input for differential signals; right input for single-ended signals
OUTR	5	0	Right headphone amplifier output. Connect to right terminal of headphone jack
HI-Z	6	ı	Output impedance select. Set to logic LOW for normal operation and to logic HIGH for high output impedance
GAIN	7	I	Gain select. Set to logic LOW for a gain of 0dB and to logic HIGH for a gain of 6dB
HPVSS	8	Р	Charge pump output and negative power supply for output amplifiers; connect 1µF capacitor to GND
CPN	9	Р	Charge pump negative flying cap. Connect to negative side of 1µF capacitor between CPP and CPN
PGND	10	Р	Ground
CPP	11	Р	Charge pump positive flying cap. Connect to positive side of 1µF capacitor between CPP and CPN
HPVDD	12	Р	Positive power supply for headphone amplifiers. Connect to a 2.2µF capacitor. Do not connect to VDD
EN	13	I	Amplifier enable. Connect to logic LOW to shutdown; connect to logic HIGH to activate
VDD	14	Р	Positive power supply for TPA6135A2
SGND	15	I	Amplifier reference voltage. Connect to ground terminal of headphone jack
OUTL	16	0	Left headphone amplifier output. Connect to left terminal of headphone jack
Thermal Pad	-	Р	Solder the exposed metal pad on the TPA6135A2RTE QFN package to the landing pad on the PCB. Connect the landing pad to ground or leave it electrically unconnected (floating).



BOARD LAYOUT CONCEPT



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range, $T_A = 25$ °C (unless otherwise noted)

			VALUE / UNIT
Supply v	oltage, VDD		-0.3 V to 6.0 V
Headpho	one amplifier supply volt	age, HPVDD (do not connect to external supply)	ernal supply) -0.3 V to 1.9 V 1.4 V _{RMS} See Dissipation Rating Table
V _I Input vol			1.4 V _{RMS}
Output o	ontinuous total power d	tal power dissipation See Dissipation Rating Ta	
T _A Operatin	g free-air temperature r	ange	-40°C to 85°C
T _J Operatin	g junction temperature	range	-40°C to 150°C
T _{stg} Storage	temperature range		−65°C to 150°C
CCD Dra	tostion LIDM	OUTL, OUTR	8 kV
E2D PIC	ESD Protection – HBM	All Other Pins	2 kV

ORDERING GUIDE

T _A	PACKAGED DEVICES ⁽¹⁾	PART NUMBER (2)	SYMBOL
-40°C to 85°C	16 nin 2 mm 2 mm Thin OFN	TPA6135A2RTER	AOTI
	16-pin, 3 mm × 3 mm Thin QFN	TPA6135A2RTET	AOTI

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) The RTE packages is only available taped and reeled. The suffix "R" indicates a reel of 3000, the suffix "T" indicates a reel of 250



DISSIPATION RATINGS TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR (1)	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
RTE (QFN)	2567 mW	48.7 °C/W	1643 mW	1335 mW	

⁽¹⁾ See JEDEC Standard 51-3 for Low-K board, JEDEC Standard 51-7 for High-K board, and JEDEC Standard 51-12 for using package thermal information. See JEDEC document page for downloadable copies: http://www.jedec.org/download/default.cfm.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
	Supply voltage, VDD	2.3	5.5	V
V_{IH}	High-level input voltage; EN, GAIN, HI-Z	1.3		V
V_{IL}	Low-level input voltage; EN, GAIN, HI-Z		0.6	V
	Voltage applied to Output; OUTR, OUTL (when EN = 0 V)	-0.3	3.6	V
	Voltage applied to Output; OUTR, OUTL (when EN ≥ 1.3 V and HI-Z ≥ 1.3 V)	-1.8	1.8	V
T _A	Operating free-air temperature	-40	85	°C

ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output offset voltage		-0.5		0.5	mV
Power supply rejection ratio	V _{DD} = 2.3 V to 5.5 V		100		dB
High-level intput current (EN, HI-Z, GAIN)				1	μΑ
Low-level intput current (EN, HI-Z, GAIN)				1	μΑ
	V_{DD} = 2.3 V, No load, EN = V_{DD} , HI-Z = 0 V		2.1	2.8	
Low-level intput current (EN, HI-Z, GAIN) Supply Current	V_{DD} = 3.6 V, No load, EN = V_{DD} , HI-Z = 0 V		2.1	2.8	mΛ
Supply Current	V_{DD} = 5.5 V, No load, EN = V_{DD} , HI-Z = 0 V		2.2	2.9	mA
	V_{DD} = 2.3 to 5.5 V, No load, EN = HI-Z = V_{DD}		0.7	1	
Shutdown Supply Current	$EN = 0 \text{ V}, V_{DD} = 2.3 \text{ V} \text{ to } 5.5 \text{ V}$		0.7	1.2	μΑ



OPERATING CHARACTERISTICS

 V_{DD} = 3.6 V , T_A = 25°C, R_L = 16 Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	Outro (1) (Outro (2)	THD = 1%, f = 1 kHz		25		\^/
Po	Output power ⁽¹⁾ (Outputs in phase)	THD = 1%, f = 1 kHz, $R_L = 32 \Omega$		22		mW
Vo	Output voltage ⁽¹⁾ (Outputs in phase)	THD = 1%, f = 1 kHz, R_L = 100 Ω		1.1		V_{RMS}
^	Classed laser violations using (OUT / INL.)	GAIN = 0 V, (0 dB)	-0.95	-1.0	-1.05	
A_V	Closed-loop voltage gain (OUT / IN-)	GAIN ≥ 1.3 V, (6 dB)	-1.95	-2.0	-2.05	V/V
ΔA_{v}	Gain matching	Between Left and Right channels		1%		
D		GAIN = 0 V, (0 dB)		19.8		1.0
R _{IN}	input impedance (per input pin)	GAIN ≥ 1.3 V, (6 dB)		13.2		K(1)
	Input impedance in shutdown (per input pin)	EN = 0 V		10		kΩ
V_{CM}	Input common-mode voltage range		-0.5		1.5	V
		EN = HI-Z ≥ 1.3 V, f = 10 kHz	40		kΩ	
	Outrat innades	EN = HI-Z ≥ 1.3 V, f = 1 MHz	4.5 0.75			
	Output Impedance	EN = HI-Z ≥ 1.3 V, f = 10 MHz				
		EN = 0 V (shutdown mode)		25		Ω
	Input-to-output attenuation in shutdown	EN = 0 V		80		dB
1.	AC	200 mV _{pp} ripple, f = 217 Hz		-100		-10
k _{SVR}	AC-power supply rejection ratio	200 mV _{pp} ripple, f = 10 kHz		-90		ав
THD+N	Total harmonia distortion plus poiss (2)	P _O = 20 mW, f = 1 kHz		0.02%		
I UD+N	Total narmonic distortion plus noise	$P_{O} = 25 \text{ mW into } 32 \Omega, V_{DD} = 5.5 \text{ V}, f = 1 \text{ kHz}$		0.01%		
SNR	Signal-to-noise ratio	$P_O = 20 \text{ mW}$; GAIN = 0 V, (A _V = 0 dB)		100		dB
En	Noise output voltage	A-weighted		5.5		μV_{RMS}
f _{osc}	Charge pump switching frequency		1200	1275	1350	kHz
t _{ON}	Start-up time from shutdown			5		ms
	Crosstallk	P _O = 20 mW, f = 1 kHz		-80		dB
	Thormal abutdown	Threshold		150		°C
	memai Shuluown	Hysteresis		20		°C
		$ \begin{array}{c} \text{mpedance (per input pin)} \\ \hline \text{GAIN} \geq 1.3 \text{ V, } (6 \text{ dB}) \\ \hline \text{mpedance in shutdown} \\ \text{put pin)} \\ \hline \text{common-mode voltage range} \\ \hline \\ \text{t impedance} \\ \hline \\ \text{t impedance} \\ \hline \\ \text{EN} = \text{HI-Z} \geq 1.3 \text{ V, } f = 10 \text{ kHz} \\ \hline \text{EN} = \text{HI-Z} \geq 1.3 \text{ V, } f = 10 \text{ kHz} \\ \hline \text{EN} = \text{HI-Z} \geq 1.3 \text{ V, } f = 10 \text{ MHz} \\ \hline \text{EN} = \text{HI-Z} \geq 1.3 \text{ V, } f = 10 \text{ MHz} \\ \hline \text{EN} = \text{HI-Z} \geq 1.3 \text{ V, } f = 10 \text{ MHz} \\ \hline \text{EN} = 0 \text{ V (shutdown mode)} \\ \hline \text{EN} = 0 \text{ V (shutdown mode)} \\ \hline \text{wer supply rejection ratio} \\ \hline \text{marmonic distortion plus noise}^{(2)} \\ \hline \text{Po} = 20 \text{ mW, } f = 1 \text{ kHz} \\ \hline \text{Po} = 20 \text{ mW; } f = 1 \text{ kHz} \\ \hline \text{Po} = 20 \text{ mW; } GAIN = 0 \text{ V, } (A_V = 0 \text{ dB}) \\ \hline \text{output voltage} \\ \hline \text{e pump switching frequency} \\ \hline \text{ptime from shutdown} \\ \hline \text{allk} \\ \hline \text{Po} = 20 \text{ mW, } f = 1 \text{ kHz} \\ \hline \text{Threshold} \\ \hline \end{array} \begin{array}{c} 13.2 \\ \hline \text{NO} \\ \hline \text{MPo} \\ \hline \text{Available} \\ \hline \text{Threshold} \\ \hline \end{array}$				


⁽¹⁾ Per output channel(2) A-weighted

Product Folder Link(s): TPA6135A2



TYPICAL CHARACTERISTICS

 $T_{A}=25^{\circ}C,\ V_{DD}=3.6\ V,\ Gain=0\ dB,\ EN=3.6\ V,\ C_{HPVDD}=C_{HPVSS}=2.2\ \mu F,\ C_{INPUT}=C_{FLYING}=1\ \mu F,\ Outputs\ in\ Phase$



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER






Figure 2.


TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY








TYPICAL CHARACTERISTICS (continued)














20k


SUPPLY VOLTAGE REJECTION RATIO vs FREQUENCY



TYPICAL CHARACTERISTICS (continued)

 $R_I = 16 \Omega$


-30



Ksvr - Supply Voltage Rejection Ratio - dB -50 -70 V_{DD} = 5 V $V_{DD} = 2.5 \text{ V}$ -90 20 100 1k 10k f - Frequency - Hz

Figure 14.












Figure 15. SUPPLY CURRENT vs TOTAL OUTPUT POWER





SUPPLY CURRENT vs TOTAL OUTPUT POWER







TYPICAL CHARACTERISTICS (continued)













Figure 22.



10



APPLICATION INFORMATION

APPLICATION CIRCUIT




Figure 24. Typical Application Configuration with Differential Input Signals




Figure 25. Typical Application Configuration with Single-Ended Input Signals

GAIN CONTROL

The TPA6135A2 has two gain settings which are controlled with the GAIN pin. The following table gives an overview of the gain function.

GAIN VOLTAGE	AMPLIFIER GAIN
≤ 0.6 V	0 dB
≥ 1.3 V	6 dB

Table 1. Windows Vista™ Premium Mobile Mode Specifications

Device Type	Requirement	Windows Premium Mobile Vista Specifications	TPA6135A2 Typical Performance
	THD+N	≤ -65 dB FS [20 Hz, 20 kHz]	-75 dB FS [20 Hz, 20 kHz]
Analog Speaker Line Jack $(R_L = 10 \text{ k}\Omega, \text{ FS} = 0.707 \text{ Vrms})$	Dynamic Range with Signal Present	≤ –80 dB FS A-Weight	–100 dB FS A-Weight
viiiio)	Line Output Crosstalk	≤ -60 dB [20 Hz, 20 kHz]	–90 dB [20 Hz, 20 kHz]
	THD+N	≤ –45 dB FS [20 Hz, 20 kHz]	-65 dB FS [20 Hz, 20 kHz]
Analog Headphone Out Jack $(R_L = 32\Omega, FS = 0.300 Vrms)$	Dynamic Range with Signal Present	≤ –80 dB FS A-Weight	-94 dB FS A-Weight
	Headphone Output Crosstalk	≤ -60 dB [20 Hz, 20 kHz]	–90 dB [20 Hz, 20 kHz]

High Output Impedance

The TPA6135A2 has a HI-Z control pin that increases output impedance while mutting the amplifier. Apply a voltage greater than 1.3 V to the HI-Z and EN pin to activate the HI-Z mode. This feature allows the headphone output jack to be shared for other functions besides audio. For example, sharing of a headphone jack between audio and video as shwon in Figure 26. The TPA6135A2 output impedance is high enough to prevent attenuating the video signal.

Enable Voltage	le Voltage HI-Z Voltage Output Impedance		Maximum External Voltage Applied to the Output Pins	Comments	
≤ 0.6 V	≤ 0.6 V	20 Ω – 30 Ω	-0.3 V to 3.3 V ⁽¹⁾	Shutdown Mode	
≤ 0.6 V	≥ 1.3 V	20 Ω –30 Ω	-0.3 V to 3.3 V V	Shuldown Mode	
≥ 1.3 V	≤ 0.6 V	≤ 1 Ω	_	Active Mode	
		40 kΩ @ 10 kHz			
≥ 1.3 V	≥ 1.3 V	4.5 kΩ @ 1 MHz	–1.8 V to 1.8 V	HI-Z Mode	
		750 Ω @ 10 MHz			

(1) If V_{DD} is < 3.3 V, then maximum allowed external voltage applied is V_{DD} in this mode




Figure 26. Sharing One Connector Between Audio and Video Signals Example

12



HEADPHONE AMPLIFIERS

Single-supply headphone amplifiers typically require dc-blocking capacitors to remove dc bias from their output voltage. The top drawing in Figure 27 illustrates this connection. If dc bias is not removed, large dc current will flow through the headphones which wastes power, clips the output signal, and potentially damages the headphones.

These dc-blocking capacitors are often large in value and size. Headphone speakers have a typical resistance between 16 Ω and 32 Ω . This combination creates a high-pass filter with a cutoff frequency as shown in Equation 1, where R_L is the load impedance, C_O is the dc-block capacitor, and f_C is the cutoff frequency.

$$f_{c} = \frac{1}{2\pi R_{L} C_{O}} \tag{1}$$

For a given high-pass cutoff frequency and load impedance, the required dc-blocking capacitor is found as:

$$C_{O} = \frac{1}{2\pi f_{C} R_{L}} \tag{2}$$

Reducing f_C improves low frequency fidelity and requires a larger dc-blocking capacitor. To achieve a 20 Hz cutoff with 16 Ω headphones, C_O must be at least 500 μF . Large capacitor values require large packages, consuming PCB area, increasing height, and increasing cost of assembly. During start-up or shutdown the dc-blocking capacitor has to be charged or discharged. This causes an audible pop on start-up and power-down. Large dc-blocking capacitors also reduce audio output signal fidelity.

Two different headphone amplifier architectures are available to eliminate the need for dc-blocking capacitors. The Capless amplifier architecture provides a reference voltage to the headphone connector shield pin as shown in the middle drawing of Figure 27. The audio output signals are centered around this reference voltage, which is typically half of the supply voltage to allow symmetrical output voltage swing.

When using a Capless amplifier do not connect the headphone jack shield to any ground reference or large currents will result. This makes Capless amplifiers ineffective for plugging non-headphone accessories into the headphone connector. Capless amplifiers are useful only with floating GND headphones.






Figure 27. Amplifier Applications

The DirectPath™ amplifier architecture operates from a single supply voltage and uses an internal charge pump to generate a negative supply rail for the headphone amplifier. The output voltages are centered around 0 V and are capable of positive and negative voltage swings as shown in the bottom drawing of Figure 27. DirectPath amplifiers require no output dc-blocking capacitors. The headphone connector shield pin connects to ground and will interface with headphones and non-headphone accessories. The TPA6135A2 is a DirectPath amplifier.

ELIMINATING TURN-ON POP AND POWER SUPPLY SEQUENCING

The TPA6135A2 has excellent noise and turn-on / turn-off pop performance. It uses an integrated click-and-pop suppression circuit to allow fast start-up and shutdown without generating any voltage transients at the output pins. Typical start-up time from shutdown is 5 ms.

DirectPath technology keeps the output dc voltage at 0 V even when the amplifier is powered up. The DirectPath technology together with the active pop-and-click suppression circuit eliminates audible transients during start up and shutdown.

Use input coupling capacitors to ensure inaudible turn-on pop. Activate the TPA6135A2 after all audio sources have been activated and their output voltages have settled. On power-down, deactivate the TPA6135A2 before deactivating the audio input source. The EN pin controls device shutdown: Set to 0.6 V or lower to deactivate the TPA6135A2; set to 1.3 V or higher to activate.



RF AND POWER SUPPLY NOISE IMMUNITY

The TPA6135A2 employs a new differential amplifier architecture to achieve high power supply noise rejection and RF noise rejection. RF and power supply noise are common in modern electronics. Although RF frequencies are much higher than the 20 kHz audio band, signal modulation often falls in-band. This, in turn, modulates the supply voltage, allowing a coupling path into the audio amplifier. A common example is the 217 Hz GSM frame-rate buzz often heard from an active speaker when a cell phone is placed nearby during a phone call.

The TPA6135A2 has excellent rejection of power supply and RF noise, preventing audio signal degradation.

CONSTANT MAXIMUM OUTPUT POWER AND ACOUSTIC SHOCK PREVENTION

Typically the output power increases with increasing supply voltage on an unregulated headphone amplifier. The TPA6135A2 maintains a constant output power independent of the supply voltage. Thus the design for prevention of acoustic shock (hearing damage due to exposure to a loud sound) is simplified since the output power will remain constant, independent of the supply voltage. This feature allows maximizing the audio signal at the lowest supply voltage.

INPUT COUPLING CAPACITORS

Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. Input coupling capacitors also minimize TPA6135A2 turn-on pop to an inaudible level.

The input capacitors are in series with TPA6135A2 internal input resistors, creating a high-pass filter. Equation 3 calculates the high-pass filter corner frequency. The input impedance, RIN, is dependent on device gain. Larger input capacitors decrease the corner frequency. See the Operating Characteristics table for input impedance values.

$$f_{\rm C} = \frac{1}{2\pi \, \mathsf{R}_{\mathsf{IN}} \mathsf{C}_{\mathsf{IN}}} \tag{3}$$

For a given high-pass cutoff frequency, the minimum input coupling capacitor is found as:

$$C_{IN} = \frac{1}{2\pi f_C R_{IN}} \tag{4}$$

Example: Design for a 20 Hz corner frequency with a TPA6135A2 gain of +6 dB. The Operating Characteristics table gives RIN as 13.2 k Ω . Equation 4 shows the input coupling capacitors must be at least 0.6 μ F to achieve a 20 Hz high-pass corner frequency. Choose a 0.68 μ F standard value capacitor for each TPA6135A2 input (X5R material or better is required for best performance).

Input capacitors can be removed provided the TPA6135A2 inputs are driven differentially with less than $\pm 1~V_{RMS}$ and the common-mode voltage is within the input common-mode range of the amplifier. Without input capacitors turn-on pop performance may be degraded and should be evaluated in the system.

CHARGE PUMP FLYING CAPACITOR AND HPVSS CAPACITOR

The TPA6135A2 uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. The charge pump flying capacitor connects between CPP and CPN. It transfers charge to generate the negative supply voltage. The HPVSS capacitor must be at least equal in value to the flying capacitor to allow maximum charge transfer. Use low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance) to maximize charge pump efficiency. Typical values are 1 μ F to 2.2 μ F for the HPVSS and flying capacitors. Although values down to 0.47 μ F can be used, total harmonic distortion (THD) will increase.



POWER SUPPLY AND HPVDD DECOUPLING CAPACITORS AND CONNECTIONS

The TPA6135A2 DirectPath headphone amplifier requires adequate power supply decoupling to ensure that output noise and total harmonic distortion (THD) remain low. Use good low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance). Place a 2.2 µF capacitor within 5 mm of the VDD pin. Reducing the distance between the decoupling capacitor and VDD minimizes parasitic inductance and resistance, improving TPA6135A2 supply rejection performance. Use 0402 or smaller size capacitors if possible. Ensure that the ground connection of each of the capacitors has a minimum length return path to the device. Failure to properly decouple the TPA6135A2 may degrade audio or EMC performance.

For additional supply rejection, connect an additional 10 μ F or higher value capacitor between VDD and ground. This will help filter lower frequency power supply noise. The high power supply rejection ratio (PSRR) of the TPA6135A2 makes the 10 μ F capacitor unnecessary in most applications.

Connect a 2.2 μ F capacitor between HPVDD and ground. This ensures the amplifier internal bias supply remains stable and maximizes headphone amplifier performance.

WARNING:

DO NOT connect HPVDD directly to VDD or an external supply voltage. The voltage at HPVDD is generated internally. Connecting HPVDD to an external voltage can damage the device.

LAYOUT RECOMMENDATIONS

EXPOSED PAD ON TPA6135A2RTE

Solder the exposed metal pad on the TPA6135A2RTE QFN package to the landing pad on the PCB. Connect the landing pad to ground or leave it electrically unconnected (floating). Do not connect the landing pad to VDD or to any other power supply voltage.

If the pad is grounded, it must be connected to the same ground as the PGND pin (10). See the layout and mechanical drawings at the end of the data sheet for proper sizing. Soldering the thermal pad is required for mechanical reliability and enhances thermal conductivity of the package.

WARNING:

DO NOT connect the TPA6135A2RTE exposed metal pad to VDD or any other power supply voltage.

GND CONNECTIONS

The SGND pin is an input reference and must be connected to the headphone ground connector pin. This ensures no turn-on pop and minimizes output offset voltage. Do not connect more than ±0.3 V to SGND.

PGND is a power ground. Connect supply decoupling capacitors for VDD, HPVDD, and HPVSS to PGND.

16

Product Folder Link(s): TPA6135A2

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6135A2RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPA6135A2RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

www.ti.com 8-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6135A2RTER	WQFN	RTE	16	3000	367.0	367.0	38.0
TPA6135A2RTET	WQFN	RTE	16	250	213.0	191.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206446-2/U 08/15

NOTE: A. All linear dimensions are in millimeters





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated