TPD1E10B09 Single-Channel ESD Protection Device in 0402 Package

1 Features

- Provides System-Level ESD Protection for I/O Interfaces up to ±9 V
- IEC 61000-4-2 Level 4
  - ±20 kV (Air-Gap Discharge)
  - ±20 kV (Contact Discharge)
- IEC 61000-4-5 Surge Protection
  - 4.5 A (8/20 µs)
- I/O Capacitance 10 pF (Typical)
- $R_{\text{DYN}}$ 0.5 Ω (Typical)
- DC Breakdown Voltage ±9.5 V (Minimum)
- Ultra Low Leakage Current 100 nA (Maximum)
- 13-V Clamping Voltage (Max at $I_{\text{PP}} = 1$ A)
- Industrial Temperature Range: −40°C to 125°C
- Space-Saving 0402 Footprint (1 mm × 0.6 mm × 0.5 mm)

2 Applications

- End Equipment:
  - Tablets
  - Remote Controllers
  - Wearables
  - Set-Top Boxes
  - Electronic Point of Sale (EPOS)
  - eBooks
- Interfaces:
  - Audio Lines
  - Push-buttons
  - General-Purpose Input and Output (GPIO)

3 Description

The TPD1E10B09 device is a single-channel electrostatic discharge (ESD) transient voltage suppression (TVS) diode in a small 0402 package. This ESD protection diode offers ±20 kV IEC 61000-4-2 (level 4) contact and air-gap ESD protection. The back-to-back TVS diode configuration allows for bipolar or bidirectional signal support. The 10-pF line capacitance is suitable for a wide range of applications supporting data rates up to 500 Mbps. The 0402 package is an industry standard and is convenient for component placement in space-constrained applications.

Typical applications of this ESD protection TVS diode are circuit protection for audio lines (microphone, earphone, and speaker phone), SD interfacing, keypad or other buttons, $V_{\text{BUS}}$ pin and ID pin of USB ports, and general-purpose I/O ports. This ESD clamp is good for the protection of end equipment like eBooks, tablets, remote controllers, wearables, set-top boxes, and electronic point of sale equipment.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E10B09</td>
<td>X1SON</td>
<td>0.60 mm × 1.00 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.
Table of Contents

1 Features ................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History ....................................................... 2
5 Pin Configuration and Functions ............................... 3
6 Specifications .......................................................... 3
   6.1 Absolute Maximum Ratings ................................. 3
   6.2 ESD Ratings ...................................................... 3
   6.3 Recommended Operating Conditions ...................... 3
   6.4 Thermal Information ........................................... 4
   6.5 Electrical Characteristics ..................................... 4
   6.6 Typical Characteristics ....................................... 5
7 Detailed Description ................................................ 7
   7.1 Overview .......................................................... 7
   7.2 Functional Block Diagram ...................................... 7
8 Application and Implementation ............................... 8
   8.1 Application Information ....................................... 8
   8.2 Typical Application ............................................ 8
9 Power Supply Recommendations .............................. 10
10 Layout ................................................................. 10
   10.1 Layout Guidelines ............................................ 10
   10.2 Layout Example .............................................. 10
11 Device and Documentation Support .......................... 11
   11.1 Community Resources ....................................... 11
   11.2 Trademarks ..................................................... 11
   11.3 Electrostatic Discharge Caution ......................... 11
   11.4 Glossary ........................................................ 11
12 Mechanical, Packaging, and Orderable Information .... 11

4 Revision History

Changes from Revision C (Aug 2015) to Revision D

- Added capacitive measurement frequency .......................... 4

Changes from Revision B (June 2015) to Revision C

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ............................................................... 1

Changes from Revision A (March 2012) to Revision B

- Added THERMAL INFORMATION table ................................ 4

Changes from Original (February 2012) to Revision A

- Updated FEATURES .................................................. 1
- Added graphs to TYPICAL CHARACTERISTICS section ........ 5
- Added APPLICATION INFORMATION section ........................ 8
5 Pin Configuration and Functions

![DPY Package 2-Pin X1SON Top View]

Pin Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I/O</td>
<td>ESD protected I/O</td>
</tr>
<tr>
<td>2</td>
<td>I/O</td>
<td></td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating temperature</td>
<td>–40</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>(I_{pp}) Peak pulse current ((t_p = 8/20 \mu)s)</td>
<td>4.5</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>(P_{pp}) Peak pulse power ((t_p = 8/20 \mu)s)</td>
<td>90</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td>(T_{stg}) Storage temperature</td>
<td>–65</td>
<td>155</td>
<td>°C</td>
</tr>
</tbody>
</table>

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>(V_{(ESD)}) Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (^{(1)})</td>
<td>±2500</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM), per JEDEC specification JESD22-C101 (^{(2)})</td>
<td>±1000</td>
<td>V</td>
</tr>
<tr>
<td>IEC 61000-4-2 Contact Discharge</td>
<td>20000</td>
<td>V</td>
</tr>
<tr>
<td>IEC 61000-4-2 Air-Gap Discharge</td>
<td>20000</td>
<td>V</td>
</tr>
</tbody>
</table>

\(^{(1)}\) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

\(^{(2)}\) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating free-air temperature, (T_A)</td>
<td>–40</td>
<td>125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating voltage</td>
<td>Pin 1 to 2 or pin 2 to 1</td>
<td>–9</td>
<td>9</td>
<td>V</td>
</tr>
</tbody>
</table>
6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>TPD1E10B09</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{JA}$</td>
<td>Junction-to-ambient thermal resistance</td>
<td>615.5</td>
</tr>
<tr>
<td>$R_{JC(top)}$</td>
<td>Junction-to-case (top) thermal resistance</td>
<td>404.8</td>
</tr>
<tr>
<td>$R_{JB}$</td>
<td>Junction-to-board thermal resistance</td>
<td>493.3</td>
</tr>
<tr>
<td>$\psi_{JT}$</td>
<td>Junction-to-top characterization parameter</td>
<td>127.7</td>
</tr>
<tr>
<td>$\psi_{JB}$</td>
<td>Junction-to-board characterization parameter</td>
<td>493.3</td>
</tr>
<tr>
<td>P</td>
<td>Power Dissipation(2)</td>
<td>162</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) Max junction temperature: 125°C; power dissipation calculated at 25°C ambient temperature using JEDEC High K board Standard. Not to be used for steady state power dissipation in the breakdown region.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITION</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{RWM}$</td>
<td>Reverse stand-off voltage</td>
<td>Pin 1 to 2 or pin 2 to 1</td>
<td>9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$I_{LEAK}$</td>
<td>Leakage current</td>
<td>Pin 1 = 5 V, pin 2 = 0 V</td>
<td>100</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>$V_{Clamp1,2}$</td>
<td>Clamp voltage with ESD strike on pin 1, pin 2 grounded.</td>
<td>$I_{PP} = 1$ A, $t_p = 8/20$ μSec(1)</td>
<td>13</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 5$ A, $t_p = 8/20$ μSec(1)</td>
<td>17</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{Clamp2,1}$</td>
<td>Clamp voltage with ESD strike on pin 2, pin 1 grounded.</td>
<td>$I_{PP} = 1$ A, $t_p = 8/20$ μSec(1)</td>
<td>13</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 4.5$ A, $t_p = 8/20$ μSec(1)</td>
<td>20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$R_{DYN}$</td>
<td>Dynamic resistance</td>
<td>Pin 1 to pin 2(2)</td>
<td>0.5</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Pin 2 to pin 1(2)</td>
<td>0.5</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>$C_{IO}$</td>
<td>I/O capacitance</td>
<td>$V_{IO} = 2.5$ V; $f = 1$ MHz</td>
<td>10</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>$V_{BR1,2}$</td>
<td>Break-down voltage, pin 1 to pin 2</td>
<td>$I_{IO} = 1$ mA</td>
<td>9.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{BR2,1}$</td>
<td>Break-down voltage, pin 2 to pin 1</td>
<td>$I_{IO} = 1$ mA</td>
<td>9.5</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

(1) Non-repetitive current pulse 8/20 μs exponentially decaying waveform according to IEC 61000-4-5.
(2) Extraction of $R_{DYN}$ using least squares fit of TLP characteristics from $I_{PP} = 10$ A to $I_{PP} = 20$ A.
6.6 Typical Characteristics

**Figure 1. ESD Clamp Voltage +8 kV Contact ESD**

**Figure 2. ESD Clamp Voltage –8 kV Contact ESD**

**Figure 3. Transmission Line Pulse (TLP) Waveform Pin 1 to Pin 2**

**Figure 4. Transmission Line Pulse (TLP) Waveform Pin 2 to Pin 1**

**Figure 5. IV Curve**

**Figure 6. Positive Surge Waveform 8/20 µs**
Typical Characteristics (continued)

Figure 7. Negative Surge Waveform 8/20 µs

Figure 8. Pin Capacitance Across V_BIAS

Figure 9. Insertion Loss
7 Detailed Description

7.1 Overview
TPD1E10B09 is a single-channel ESD TVS that provides ±20-kV IEC 61000-4-2 (Level 4) contact and air-gap ESD protection. The 10-pF back-to-back diode architecture is suitable for signals that range from –9 V to 9 V and supports data rates up to 500 Mbps. The industry-standard 0402 package is convenient for placement in applications with limited space.

7.2 Functional Block Diagram

7.3 Feature Description
TPD1E10B09 is a bidirectional TVS with high ESD protection level. This device protects circuit from ESD strikes up to ±20-kV contact and ±20-kV air-gap specified in the IEC 61000-4-2 level 4 international standard. The device can also handle up to 4.5-A surge current (IEC 61000-4-5 8/20 μs). The I/O capacitance of 10 pF supports a data rate up to 500 Mbps. This clamping device has a small dynamic resistance of 0.5 Ω typically. This makes the clamping voltage low when the device is actively protecting other circuits. For example, the clamping voltage is only 13 V when the device is taking 1-A transient current. The breakdown is bidirectional so that this protection device is a good fit for GPIO, especially audio lines which carry bidirectional signals. Low leakage allows the diode to conserve power when working below the $V_{RWM}$. The industrial temperature range of –40°C to 125°C makes this ESD device work at extensive temperatures in most environments. The space-saving 0402 package can fit into small electronic devices like mobile equipment and wearables.

7.4 Device Functional Modes
TPD1E10B09 is a passive clamp that has low leakage during normal operation when the voltage between pin 1 and pin 2 is below $V_{RWM}$ and activates when the voltage between pin 1 and pin 2 goes above $V_{BR}$. During IEC ESD events, transient voltages as high as ±20 kV can be clamped between the two pins. When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low leakage passive state.
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
The TPD1E10B09 is a single-channel back-to-back diode that protects one bidirectional signal line from electrostatic discharge and surge pulses. Because the diode is bidirectional, TPD1E10B09 protects signals that have positive or negative polarity. During normal operation, the diode behaves as a 10-pF capacitance to ground. Board layout is critical for optimal performance of any diode.

Placement: The diode should be placed very close to the external connector for optimal performance. Ideally, the diode should be placed on the line that it is protecting.

Layout: Pin 1 of the diode should be right over the protected signal line. There should a thick and short trace from pin 2 to ground. An example is shown in Layout.

8.2 Typical Application
A system with a human interface is vulnerable to large system-level ESD strikes that standard ICs cannot survive. TVS ESD protection diodes are typically used to suppress ESD at these connectors. TPD1E10B09 is a single-channel ESD protection device containing back-to-back TVS diodes, which is typically used to provide a path to ground for dissipating ESD events on bidirectional signal lines between a human interface connector and a system. As the current from ESD passes through the device, only a small voltage drop is present across the diode structure. This is the voltage presented to the protected IC. The low $R_{\text{DYN}}$ of the triggered TVS holds this voltage, $V_{\text{CLAMP}}$, to a tolerable level to the protected IC.

![Figure 10. Typical Application Schematic](image)

8.2.1 Design Requirements
For this design example, two TPD1E10B09s will be used to protect left and right audio channels. Table 1 lists the known system parameters for this audio application.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio Amplifier Class</td>
<td>AB</td>
</tr>
<tr>
<td>Audio signal voltage range</td>
<td>–8 V to 8 V</td>
</tr>
<tr>
<td>Audio frequency content</td>
<td>20 Hz to 20 kHz</td>
</tr>
<tr>
<td>Required IEC 61000-4-2 ESD Protection</td>
<td>±15-kV Contact/ ±15-kV Air-Gap</td>
</tr>
</tbody>
</table>
8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer should make sure:

- The voltage range on the protected line does not exceed the reverse standoff voltage of the TVS diode(s) ($V_{RWM}$).
- The operating frequency is supported by the I/O capacitance, $C_{IO}$, of the TVS diode.
- The IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode.

For this application, the audio signal voltage range is –8 V to 8 V. The $V_{RWM}$ for the TVS is –9.5 V to 9.5 V; therefore, the bidirectional TVS will not break down during normal operation, and normal operation of the audio signal will not be affected due to the signal voltage range. In this application, a bidirectional TVS like TPD1E10B09 is required.

Next, consider the frequency content of this audio signal. In this application with the class AB amplifier, the frequency content is from 20 Hz to 20 kHz; ensure that the TVS I/O capacitance will not distort this signal by filtering it. With TPD1E10B09 typical capacitance of 10 pF, which leads to a typical cutoff frequency of just under 500 MHz, this diode has sufficient bandwidth to pass the audio signal without distorting it.

Finally, the human interface in this application requires protection for ±15-kV Contact and ±15-kV Air-Gap ESD, which is above the standard Level 4 IEC 61000-4-2 system-level ESD protection. A standard TVS cannot survive this level of IEC ESD stress. However, TPD1E10B09 can survive at least ±20-kV Contact and ±20-kV Air-Gap ESD. Therefore, the device can provide sufficient ESD protection for the interface, even though the requirements are stringent. For any TVS diode to provide its full range of ESD protection capabilities, as well as to minimize the noise and EMI disturbances the board will see during ESD events, it is crucial that a system designer uses proper board layout of their TVS ESD protection diodes. See Layout for instructions on properly laying out TPD1E10B09.

8.2.3 Application Curves

![Figure 11. ESD Clamp Voltage +8-kV Contact ESD](image)

![Figure 12. ESD Clamp Voltage –8-kV Contact ESD](image)
9 Power Supply Recommendations

This device is a passive TVS diode-based ESD protection device, so there is no need to power it. Do not violate the maximum specifications for each pin.

10 Layout

10.1 Layout Guidelines

• The optimum placement is as close to the connector as possible.
  – EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  – The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
• Route the protected traces as straight as possible.
• Use rounded corners with the largest radii possible on the protected traces between the TVS and the connector, thus eliminating any sharp corners.
  – Electric fields tend to build up on corners, increasing EMI coupling.
• If pin 1 or pin 2 is connected to ground, use a thick and short trace for this return path.

10.2 Layout Example

Figure 13. Layout Example

To connector

To protected IC

Minimum distance from connector (source of ESD)

Place pin 1 on the signal line

Thick and short return path to GND
11 Device and Documentation Support

11.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks
E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

⚠️ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary
**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E10B09DPYR</td>
<td>ACTIVE</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>(A1, A2, A6, BJ)</td>
<td></td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>ACTIVE</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td></td>
<td>(A1, A2, A6, BJ)</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

** Obsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPD1E10B09:

- Automotive: TPD1E10B09-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS
![Reel Dimensions Diagram]

#### TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>Dimension designed to accommodate the component width</td>
</tr>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![Quadrant Assignments Diagram]

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>178.0</td>
<td>8.4</td>
<td>0.7</td>
<td>1.15</td>
<td>0.47</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>180.0</td>
<td>9.5</td>
<td>0.66</td>
<td>1.15</td>
<td>0.66</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>180.0</td>
<td>8.4</td>
<td>0.7</td>
<td>1.1</td>
<td>0.47</td>
<td>4.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>180.0</td>
<td>8.4</td>
<td>0.7</td>
<td>1.1</td>
<td>0.47</td>
<td>4.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>180.0</td>
<td>9.5</td>
<td>0.72</td>
<td>1.12</td>
<td>0.43</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>180.0</td>
<td>9.5</td>
<td>0.66</td>
<td>1.15</td>
<td>0.66</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>178.0</td>
<td>8.4</td>
<td>0.7</td>
<td>1.15</td>
<td>0.47</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>205.0</td>
<td>200.0</td>
<td>33.0</td>
</tr>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>184.0</td>
<td>184.0</td>
<td>19.0</td>
</tr>
<tr>
<td>TPD1E10B09DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>203.2</td>
<td>196.8</td>
<td>33.3</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>203.2</td>
<td>196.8</td>
<td>33.3</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>189.0</td>
<td>185.0</td>
<td>36.0</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>184.0</td>
<td>184.0</td>
<td>19.0</td>
</tr>
<tr>
<td>TPD1E10B09DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>205.0</td>
<td>200.0</td>
<td>33.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. SOIC (Small Outline No-Lead) package configuration.
Example Board Layout

Example Stencil Design (Note E)

Non Solder Mask Defined Pad

Contact your PCB vendor for allowable solder mask clearance

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0.127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated