### 1 Features
- **IEC 61000-4-2 Level 4 ESD Protection**
  - ±30-kV Contact Discharge
  - ±30-kV Air Gap Discharge
- **IEC 61000-4-4 EFT Protection**
  - 80 A (5/50 ns)
- **IEC 61000-4-5 Surge Protection**
  - 6.3 A (8/20 μs)
- **IO Capacitance:** 1 pF (Typical)
- **DC Breakdown Voltage:** 6.4 V (Typical)
- **Low Leakage Current:** 100 nA (Maximum)
- **Extremely Low ESD Clamping Voltage**
  - 8.5 V at ±16-A TLP
  - $R_{\text{DYN}}$: 0.15 Ω
- **Industrial Temperature Range:** –40°C to +125°C
- **Industry Standard 0402 Package**

### 2 Applications
- **End Equipment**
  - Wearables
  - Laptops and Desktops
  - Mobile and Tablets
  - Set-Top Boxes
  - DVR and NVR
  - TV and Monitors
  - EPOS (Electronic Point of Sale)
- **Interfaces**
  - USB 2.0/1.1
  - GPIO
  - Pushbuttons
  - Audio

### 3 Description
The TPD1E1B04 is a bidirectional TVS ESD protection diode featuring low $R_{\text{DYN}}$ and low clamping voltage. The TPD1E1B04 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

The ultra-low dynamic resistance (0.15 Ω) and extremely low clamping voltage (8.5 V at 16-A TLP) ensure system level protection against transient events. This device features a 1-pF IO capacitance making it ideal for protecting interfaces such as USB 2.0.

The TPD1E1B04 is offered in the industry standard 0402 (DPY) package.

### Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E1B04</td>
<td>X1SON (2)</td>
<td>0.60 mm x 1.00 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

---

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
Table of Contents

1 Features........................................................................... 1
2 Applications .................................................................... 1
3 Description ...................................................................... 1
4 Revision History .............................................................. 2
5 Pin Configuration and Functions ...................................... 3
6 Specifications .................................................................. 4
   6.1 Absolute Maximum Ratings ........................................ 4
   6.2 ESD Ratings ............................................................ 4
   6.3 ESD Ratings—IEC Specification .................................. 4
   6.4 Recommended Operating Conditions ......................... 4
   6.5 Thermal Information .................................................. 4
   6.6 Electrical Characteristics .......................................... 5
   6.7 Typical Characteristics .............................................. 6
7 Detailed Description ....................................................... 8
   7.1 Overview .................................................................. 8
   7.2 Functional Block Diagram ......................................... 8
   7.3 Feature Description .................................................. 8
7.4 Device Functional Modes ............................................. 9
8 Application and Implementation ...................................... 10
   8.1 Application Information ........................................... 10
   8.2 Typical Application ................................................ 10
9 Power Supply Recommendations .................................... 12
10 Layout ......................................................................... 12
   10.1 Layout Guidelines ................................................ 12
   10.2 Layout Example ................................................... 12
11 Device and Documentation Support ............................... 13
   11.1 Documentation Support ......................................... 13
   11.2 Receiving Notification of Documentation Updates .... 13
   11.3 Community Resources ......................................... 13
   11.4 Trademarks ........................................................... 13
   11.5 Electrostatic Discharge Caution .............................. 13
   11.6 Glossary .............................................................. 13
12 Mechanical, Packaging, and Orderable Information ....... 13

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (May 2016) to Revision A

| Changed device status from Product Preview to Production Data | 1 |
5 Pin Configuration and Functions

Pin Functions

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>NO.</td>
<td>NAME</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>IO</td>
<td>I/O ESD Protected Channel. If used as ESD IO, connect pin 2 to ground</td>
</tr>
<tr>
<td>2</td>
<td>IO</td>
<td>I/O ESD Protected Channel. If used as ESD IO, connect pin 1 to ground</td>
</tr>
</tbody>
</table>
6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrical fast transient</td>
<td>80</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Peak pulse</td>
<td></td>
<td>50</td>
<td>W</td>
</tr>
<tr>
<td>IEC 61000-4-5 Power ((t_p) - 8/20 (\mu)s)</td>
<td>6.3</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>T(_A)</td>
<td>–40</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>T(_{stg})</td>
<td>–65</td>
<td>155</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under **Absolute Maximum Ratings** may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under **Recommended Operating Conditions**. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th></th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>V(_{(ESD)})</td>
<td>±4000</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings—IEC Specification

<table>
<thead>
<tr>
<th></th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>V(_{(ESD)})</td>
<td>±30000</td>
<td>V</td>
</tr>
</tbody>
</table>

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>V(_{IO})</td>
<td>–3.6</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>–40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

6.5 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPD1E1B04</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPY (X1SON)</td>
<td>2 PINS</td>
<td></td>
</tr>
<tr>
<td>(R_{\text{UA}})</td>
<td>420</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{UC(top)}})</td>
<td>169.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{UB}})</td>
<td>276.1</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_{\text{JT}})</td>
<td>122.1</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\psi_{\text{JB}})</td>
<td>157.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{UC(bot)}})</td>
<td>N/A</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the **Semiconductor and IC Package Thermal Metrics** application report.
6.6 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{RWM}$</td>
<td>Reverse stand-off voltage</td>
<td>$I_I &lt; 100$ nA</td>
<td>-3.6</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>$V_{BRF}$</td>
<td>Breakdown voltage, any IO pin to GND</td>
<td>Measured as the maximum voltage before device snaps back into $V_{HOLD}$ voltage</td>
<td>6.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{BRR}$</td>
<td>Breakdown voltage, GND to any IO pin</td>
<td>Measured as the maximum voltage before device snaps back into $V_{HOLD}$ voltage</td>
<td>-6.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{HOLD}$</td>
<td>Holding voltage</td>
<td>$I_I = 1$ mA, $T_A = 25^\circ$C</td>
<td>5</td>
<td>6</td>
<td>6.6</td>
</tr>
<tr>
<td>$V_{CLAMP}$</td>
<td>Clamping voltage</td>
<td>$I_{PP} = 1$ A, TLP, from IO to GND</td>
<td>6.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 5$ A, TLP, from IO to GND</td>
<td>6.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 16$ A, TLP, from IO to GND</td>
<td>8.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 1$ A, TLP, from GND to IO</td>
<td>6.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 5$ A, TLP, from GND to IO</td>
<td>6.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{PP} = 16$ A, TLP, from GND to IO</td>
<td>8.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{LEAK}$</td>
<td>Leakage current, IO to GND</td>
<td>$V_I = \pm 2.5$ V</td>
<td>0.2</td>
<td>100</td>
<td>nA</td>
</tr>
<tr>
<td>$R_{DYN}$</td>
<td>Dynamic resistance</td>
<td>IO to GND</td>
<td>0.15</td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td></td>
<td>GND to IO</td>
<td>GND to IO</td>
<td>0.15</td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td>$C_L$</td>
<td>Line capacitance</td>
<td>$V_I = 0$ V, $f = 1$ MHz, IO to GND, $T_A = 25^\circ$C</td>
<td>1</td>
<td>1.3</td>
<td>pF</td>
</tr>
</tbody>
</table>
6.7 Typical Characteristics

Figure 1. Positive TLP Curve

Figure 2. Negative TLP Curve

Figure 3. 8-kV IEC Waveform

Figure 4. –8-kV IEC Waveform

Figure 5. Surge Curve (\(t_p = 8/20\) µs), Any IO Pin to GND

Figure 6. Capacitance vs. Bias Voltage
Typical Characteristics (continued)

**Figure 7. Leakage Current vs. Temperature**

**Figure 8. DC Voltage Sweep I-V Curve**

**Figure 9. Capacitance vs. Frequency**

**Figure 10. Insertion Loss**
7 Detailed Description

7.1 Overview
The TPD1E1B04 is a bidirectional ESD Protection Diode with ultra-low clamping voltage. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low clamping makes this device ideal for protecting any sensitive signal pins.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 IEC 61000-4-2 ESD Protection
The I/O pins can withstand ESD events up to ±30-kV contact and ±30-kV air gap. An ESD-surge clamp diverts the current to ground.

7.3.2 IEC 61000-4-4 EFT Protection
The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50-Ω impedance). An ESD-surge clamp diverts the current to ground.

7.3.3 IEC 61000-4-5 Surge Protection
The I/O pins can withstand surge events up to 6.3 A and 50 W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

7.3.4 IO Capacitance
The capacitance between each I/O pin to ground is 1 pF (typical) and 1.3 pF (maximum).

7.3.5 DC Breakdown Voltage
The DC breakdown voltage of each I/O pin is ±6.4 V typical. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of ±3.6 V.

7.3.6 Low Leakage Current
The I/O pins feature an low leakage current of 100 nA (maximum) with a bias of ±2.5 V.

7.3.7 Extremely Low ESD Clamping Voltage
The I/O pins feature an ESD clamp that is capable of clamping the voltage to 8.5 V (I_{PP} = 16 A).

7.3.8 Industrial Temperature Range
This device features an industrial operating range of −40°C to +125°C.

7.3.9 Industry Standard Footprint
The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.
7.4 Device Functional Modes

The TPD1E1B04 is a passive integrated circuit that triggers when voltages are above $V_{\text{BRF}}$ or below $V_{\text{BRR}}$. During ESD events, voltages as high as ±30 kV (contact or air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of TPD1E1B04 (usually within 10s of nanoseconds) the device reverts to passive.
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
The TPD1E1B04 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low $R_{\text{DYN}}$ of the triggered TVS holds this voltage, $V_{\text{CLAMP}}$, to a safe level for the protected IC.

8.2 Typical Application

![USB 2.0 ESD Schematic](image)

Figure 11. USB 2.0 ESD Schematic

8.2.1 Design Requirements
For this design example, two TPD1E1B04 devices are being used in a USB 2.0 application. This provides a complete ESD protection scheme.

Given the USB 2.0 application, the parameters listed in Table 1 are known.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal range on DP-DM lines</td>
<td>0 V to 3.6 V</td>
</tr>
<tr>
<td>Operating frequency on DP-DM lines</td>
<td>up to 240 MHz</td>
</tr>
</tbody>
</table>

8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range
The TPD1E1B04 supports signal ranges between –3.6 V and 3.6 V, which supports the USB 2.0 signal pair on the USB 2.0 application.
8.2.2.2 Operating Frequency
The TPD1E1B04 has a 1-pF (typical) capacitance, which supports the USB 2.0 data rates of 480 Mbps.

8.2.3 Application Curve

![Figure 12. Insertion Loss](image-url)
9 Power Supply Recommendations

The TPD1E1B04 is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–3.6 V to 3.6 V) to ensure the device functions properly.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

![USB 2.0 ESD Layout Diagram]

**Figure 13. USB 2.0 ESD Layout**
11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation
For related documentation see the following:
TPD1E1B04 Evaluation Module, SLVUAN7

11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community Ti's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support Ti's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary
SLYZ022 — Ti Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
# PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E1B04DPYR</td>
<td>ACTIVE</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>4X</td>
<td>Samples</td>
</tr>
<tr>
<td>TPD1E1B04DPYT</td>
<td>ACTIVE</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>4X</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substances do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

![Reel Dimensions Diagram](image)

**TAPE DIMENSIONS**

<table>
<thead>
<tr>
<th>A0</th>
<th>Dimension designed to accommodate the component width</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![Quadrant Assignments Diagram](image)

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E1B04DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>180.0</td>
<td>9.5</td>
<td>0.72</td>
<td>1.12</td>
<td>0.43</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPD1E1B04DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>180.0</td>
<td>9.5</td>
<td>0.72</td>
<td>1.12</td>
<td>0.43</td>
<td>2.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
**TAPE AND REEL BOX DIMENSIONS**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD1E1B04DPYR</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>10000</td>
<td>189.0</td>
<td>185.0</td>
<td>36.0</td>
</tr>
<tr>
<td>TPD1E1B04DPYT</td>
<td>X1SON</td>
<td>DPY</td>
<td>2</td>
<td>250</td>
<td>189.0</td>
<td>185.0</td>
<td>36.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. S0N (Small Outline No-Lead) package configuration.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNOLOGY, PATENT, COPYRIGHT, TRADE SECRET, TRADE NAME, MERCHANDISE NAME, TRADEMARK, TRADE PRACTICE, COMPANY NAME, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated