TPD3E001 Low-Capacitance 3-Channel ESD-Protection for High-Speed Data Interfaces

1 Features

- IEC61000-4-2 Level-4 ESD Protection
  - ±8-kV IEC 61000-4-2 Contact Discharge
  - ±15-kV IEC 61000-4-2 Air-Gap Discharge
- 5.5-A Peak Pulse Current (8/20-µs Pulse)
- I/O Capacitance: 1.5 pF (Typical)
- Low Leakage Current: 1-nA (Maximum)
- Low Supply Current: 1-nA (Typical)
- 0.9-V to 5.5-V Supply-Voltage Range
- Space-Saving DRY, DRL, and DRS Package Options
- Alternate 2-, 4-, and 6-Channel Options Available: TPD2E2U06, TPD4E1U06, and TPD6E001

2 Applications

- End Equipments
  - Blood Glucose Meters
  - Video Surveillance Equipment
  - Portable Data Terminal
  - Industrial Monitor
- Interfaces
  - USB2.0
  - SDIO
  - Precision Analog Interface
  - SVGA Video Connections

3 Description

The TPD3E001 is a three-channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array. The TPD3E001 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra low leakage current (<1 nA max) is suitable for precision analog measurements in applications like glucose meters and heart rate monitors.

The TPD3E001 is available in space saving DRY (USON), DRL (SOT), and DRS (WSON) packages and is specified for –40°C to 85°C operation. Also see TPD2E2U06, TPD4E1U06, and TPD6E001 which are 2, 4, and 6 channel ESD protection options, respectively, for ESD protection diode arrays with a different number of channels. The TPD2E2U06 provides a higher level of IEC ESD protection, when compared to the TPDxE001 family, and removes the need for an input capacitor. The TPD4E1U06 removes the need for an input capacitor, provides higher IEC ESD protection, and provides lower capacitance, when compared to the TPDxE001 family.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD3E001</td>
<td>SOT (5)</td>
<td>1.60 mm × 1.20 mm</td>
</tr>
<tr>
<td></td>
<td>WSON (6)</td>
<td>3.00 mm × 3.00 mm</td>
</tr>
<tr>
<td></td>
<td>USON (6)</td>
<td>1.45 mm × 1.00 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Application Schematic

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
# Table of Contents

1 Features .................................................................. 1
2 Applications ....................................................... 1
3 Description .......................................................... 1
4 Revision History ......................................................... 2
5 Pin Configuration and Functions .................................. 3
6 Specifications .......................................................... 4
   6.1 Absolute Maximum Ratings ..................................... 4
   6.2 ESD Ratings .......................................................... 4
   6.3 Recommended Operating Conditions ......................... 4
   6.4 Thermal Information .............................................. 4
   6.5 Electrical Characteristics ....................................... 5
   6.6 Typical Characteristics .......................................... 5
7 Detailed Description .................................................... 6
   7.1 Overview ............................................................. 6
   7.2 Functional Block Diagram ....................................... 6
   7.3 Feature Description ............................................... 6
7.4 Device Functional Modes ........................................... 6
8 Application and Implementation ...................................... 7
   8.1 Application Information .......................................... 7
   8.2 Typical Application ............................................... 7
9 Power Supply Recommendations ..................................... 9
10 Layout..................................................................... 9
   10.1 Layout Guidelines ................................................. 9
   10.2 Layout Example .................................................... 9
11 Device and Documentation Support ............................... 10
   11.1 Documentation Support ........................................ 10
   11.2 Community Resources .......................................... 10
   11.3 Trademarks ........................................................ 10
   11.4 Electrostatic Discharge Caution ................................ 10
   11.5 Glossary ............................................................ 10
12 Mechanical, Packaging, and Orderable Information .......... 10

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision E (April 2013) to Revision F

<table>
<thead>
<tr>
<th>Changes</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>* Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</td>
<td>1</td>
</tr>
</tbody>
</table>
5 Pin Configuration and Functions

<table>
<thead>
<tr>
<th>PIN NAME</th>
<th>DRY NO.</th>
<th>DRL NO.</th>
<th>DRS NO.</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOx</td>
<td>1, 2, 4</td>
<td>1, 2, 4</td>
<td>1, 2, 4</td>
<td>I/O</td>
<td>ESD-protected channel</td>
</tr>
<tr>
<td>GND</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>VCC</td>
<td>6</td>
<td>5</td>
<td>6</td>
<td>Power</td>
<td>Power-supply input. Bypass VCC to GND with a 0.1-μF ceramic capacitor.</td>
</tr>
<tr>
<td>N.C.</td>
<td>5</td>
<td>–</td>
<td>5</td>
<td>–</td>
<td>No connection. Not internally connected.</td>
</tr>
<tr>
<td>EP</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Exposed Thermal Pad</td>
<td>Exposed thermal pad. Connect to GND or leave floating.</td>
</tr>
</tbody>
</table>
6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>$-0.3$</td>
<td>7</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IO}$ IO voltage tolerance</td>
<td>$-0.3$</td>
<td>$V_{CC} + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$T_J$ Junction temperature</td>
<td>150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Lead temperature (soldering, 10 s)</td>
<td>300</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Peak pulse power (tp = 8/20 µs)</td>
<td>90</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td>Peak pulse power (tp = 8/20 µs)</td>
<td>5.5</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>$T_{stg}$ Storage temperature</td>
<td>$-65$</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{(1)}$</td>
<td>±15000</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$</td>
<td>±1500</td>
<td></td>
</tr>
<tr>
<td>IEC 61000-4-2 Contact Discharge</td>
<td>±8000</td>
<td></td>
</tr>
<tr>
<td>IEC 61000-4-2 Air-gap Discharge</td>
<td>±15000</td>
<td></td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage</td>
<td>$V_{CC}$ Pin</td>
<td>0.9</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>IOx Pin</td>
<td>0</td>
<td>$V_{CC}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating free-air temperature, $T_A$</td>
<td>-40</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC $^{(1)}$</th>
<th>TP3E001</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DRL (SOT)</td>
</tr>
<tr>
<td>$R_{JA}$ Junction-to-ambient thermal resistance</td>
<td>266.3</td>
</tr>
<tr>
<td>$R_{JAC(top)}$ Junction-to-case (top) thermal resistance</td>
<td>111.5</td>
</tr>
<tr>
<td>$R_{JB}$ Junction-to-board thermal resistance</td>
<td>84.5</td>
</tr>
<tr>
<td>$\psi_{JT}$ Junction-to-top characterization parameter</td>
<td>16.0</td>
</tr>
<tr>
<td>$\psi_{JB}$ Junction-to-board characterization parameter</td>
<td>84.0</td>
</tr>
<tr>
<td>$R_{JAC(bot)}$ Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics

\( V_{CC} = 5 \text{ V} \pm 10\% \), \( T_A = -40^\circ \text{C} \) to \( 85^\circ \text{C} \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP(1)</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} ) Supply voltage</td>
<td></td>
<td>0.9</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_{CC} ) Supply current</td>
<td></td>
<td>1</td>
<td>100</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>( V_F ) Diode forward voltage</td>
<td>( I_F = 10 \text{ mA} )</td>
<td>0.65</td>
<td>0.95</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{BR} ) Breakdown Voltage</td>
<td>( I_{BR} = 10 \text{ mA} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_C ) Channel clamp voltage(2)</td>
<td>( T_A = 25^\circ \text{C} ), ±15-kV HBM, ( I_F = 10 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 25 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Negative transients</td>
<td>-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>( T_A = 25^\circ \text{C} ), ±8-kV Contact Discharge (IEC 61000-4-2), ( I_F = 24 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 60 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Negative transients</td>
<td>-60</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>( T_A = 25^\circ \text{C} ), ±15-kV Air-Gap Discharge (IEC 61000-4-2), ( I_F = 45 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 100 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Negative transients</td>
<td>-100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{i/o} ) Channel leakage current</td>
<td>( V_{i/o} = \text{GND or } V_{CC} )</td>
<td></td>
<td>±1</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>( C_{i/o} ) Channel input capacitance</td>
<td>( V_{CC} = 5 \text{ V}, \text{bias of } V_{CC}/2 )</td>
<td>1.5</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>( R_{dyn} ) Dynamic resistance</td>
<td>( I_{i/o} = 1 \text{ A}, \text{between IO pin and ground} )</td>
<td>1.2</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
</tbody>
</table>

(1) Typical values are at \( V_{CC} = 5 \text{ V} \) and \( T_A = 25^\circ \text{C} \).
(2) Channel clamp voltage is not production tested.

6.6 Typical Characteristics

![Figure 1. IO Capacitance vs IO Voltage](#)

![Figure 2. IO Leakage Current vs Temperature](#)

Copyright © 2006–2015, Texas Instruments Incorporated

Submit Documentation Feedback 5

Product Folder Links: TPD3E001
7 Detailed Description

7.1 Overview
The TPD3E001 is a three-channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array. The TPD3E001 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra low leakage current (< 1 nA maximum) is suitable for precision analog measurements in applications like glucose meters and heart rate monitors. The wide voltage range on $V_{CC}$ (up to 5.5V) gives this device the flexibility to be used in a wide variety applications. Having 3-channels of ESD protection makes this device particularly well suited to protect a micro-AB USB connector, which has three signal lines to be protected (D+, D-, ID). The $V_{BUS}$ pin can also be protected by connecting it to $V_{CC}$ on TPD3E001. Therefore, TPD3E001 is a one-chip solution to provide Level 4 IEC 61000-4-2 ESD protection on every pin of the micro-AB USB connector.

7.2 Functional Block Diagram

7.3 Feature Description
TPD3E001 is a uni-directional ESD protection device with low capacitance. The device is constructed with a central ESD clamp that features two hiding diodes per line to reduce the capacitive loading. This central ESD clamp is also connected to $V_{CC}$ to provide protection for the $V_{CC}$ line. Each IO line is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 level 4 international standard. The TPD3E001's low loading capacitance makes it ideal for protection high-speed signal terminals.

7.4 Device Functional Modes
TPD3E001 is a passive-integrated circuit that activates whenever voltages above $V_{BR}$ or below the lower diodes $V_{forward}$ (~-0.6V) are present upon the circuit being protected. During ESD events, voltages as high as ±15 kV can be directed to ground and $V_{CC}$ via the internal diode network. Once the voltages on the protected lines fall below the trigger voltage of the TPD3E001 (usually within 10's of nano-seconds) the device reverts back to a high-impedance state.
8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information
TPD3E001 is a diode array type Transient Voltage Suppressor (TVS) which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low $R_{\text{DYN}}$ of the triggered TVS holds this voltage, $V_{\text{CLAMP}}$, to a tolerable level to the protected IC.

8.2 Typical Application

8.2.1 Design Requirements
For this design example, a single TPD3E001 is used to protect all the pins of a USB2.0 micro-AB connector. The micro-AB connector has an extra pin, the ID pin, which is used by the device to determine whether it is to perform the "A" role or the "B" role. This functionality the ID offers is part of the USB On-the-Go (OTG) Standard. The TPD3E001 offers 3-channels of IEC Level ESD protection to provide complete protection for the USB micro-AB style connector, plus $V_{\text{CC}}$ ($V_{\text{BUS}}$, $D_+$, $D_-$, ID).

Given the USB application, the following parameters are known.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>EXAMPLE VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal range on IO1, IO2</td>
<td>0 V to 3.6 V</td>
</tr>
<tr>
<td>State of IO3 (ID)</td>
<td>GND or Floating</td>
</tr>
<tr>
<td>Signal voltage range on $V_{\text{CC}}$</td>
<td>0 V to 5.25 V</td>
</tr>
<tr>
<td>Operating Frequency</td>
<td>240 MHz</td>
</tr>
</tbody>
</table>
8.2.2 Detailed Design Procedure

When placed near the USB connectors, the TPD3E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD3E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/design guidelines should be followed:

1. Place the TPD3E001 solution close to the connectors. This allows the TPD3E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.

2. Place a 0.1-μF capacitor very close to the V<sub>CC</sub> pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.

3. Ensure that there is enough metallization for the V<sub>CC</sub> and GND loop. During normal operation, the TPD3E001 consumes approximately 1 nA (typ.) supply current through the V<sub>CC</sub> and GND loop. But during the ESD event, V<sub>CC</sub> and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.

4. Leave the unused IO pins floating. In this example of protecting a micro-AB type USB port, none of the IO pins will be left unused.

5. The V<sub>CC</sub> pin can be connected in two different ways:
   (a) If the V<sub>CC</sub> pin is connected to the system power supply, the TPD3E001 works as a transient suppressor for any signal swing above V<sub>CC</sub> + V<sub>F</sub>. A 0.1-μF capacitor on the device V<sub>CC</sub> pin is recommended for ESD bypass.
   (b) If the V<sub>CC</sub> pin is not connected to the system power supply, the TPD3E001 can tolerate higher signal swing in the range up to 10 V. Please note that a 0.1-μF capacitor is still recommended at the V<sub>CC</sub> pin for ESD bypass.

8.2.3 Application Curve

Figure 4 is a capture of the voltage clamping waveform of TPD3E001 on IO1 during a +8kV Contact IEC61000-4-2 ESD strike.

![Figure 4. TPD3E001 +8kV Contact IEC61000-4-2 Voltage Clamping Waveform](image-url)
9 Power Supply Recommendations

TPD3E001 is a passive TVS diode, so there is no requirement to power this device. However, for best IEC 61000-4-2 ESD performance and lowest capacitance performance, it is recommended that the \( V_{CC} \) pin is biased with a 5V supply and that a 0.1µF capacitor is placed near the \( V_{CC} \) pin. Take care to make sure that the maximum voltage specification for the \( V_{CC} \) pin is not violated.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

*Figure 5* is an example of how to layout three data lines with the TPD3E001. One example could be protecting a USB micro-AB connector from IEC ESD, as discussed in the Application and Implementation section.
11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation
For related documentation see the following:
1. TPD2E2U06 Data Sheet, SLLSEG9
2. TPD4E1U06 Data Sheet, SLVSBQ9
3. TPD6E001 Data Sheet, SLLS685

11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD3E001DRLR</td>
<td>ACTIVE</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2BR 2BH</td>
<td>Samples</td>
</tr>
<tr>
<td>TPD3E001DRLRG4</td>
<td>ACTIVE</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2BR 2BH</td>
<td>Samples</td>
</tr>
<tr>
<td>TPD3E001DRSR</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DRS</td>
<td>6</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 85</td>
<td>ZWL</td>
<td>Samples</td>
</tr>
<tr>
<td>TPD3E001DRYR</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DRY</td>
<td>6</td>
<td>5000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2B</td>
<td>Samples</td>
</tr>
<tr>
<td>TPD3E001DRYRG4</td>
<td>ACTIVE</td>
<td>SON</td>
<td>DRY</td>
<td>6</td>
<td>5000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2B</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.**: The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish**: Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD3E001DRLR</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>180.0</td>
<td>8.4</td>
<td>1.98</td>
<td>1.78</td>
<td>0.69</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>TPD3E001DRSR</td>
<td>SON</td>
<td>DRS</td>
<td>6</td>
<td>1000</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
<tr>
<td>TPD3E001DRYR</td>
<td>SON</td>
<td>DRY</td>
<td>6</td>
<td>5000</td>
<td>179.0</td>
<td>8.4</td>
<td>1.2</td>
<td>1.65</td>
<td>0.7</td>
<td>4.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

A0: Dimension designed to accommodate the component width
B0: Dimension designed to accommodate the component length
K: Dimension designed to accommodate the component thickness
W: Overall width of the carrier tape
P1: Pitch between successive cavity centers
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD3E001DRLR</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>183.0</td>
<td>183.0</td>
<td>20.0</td>
</tr>
<tr>
<td>TPD3E001DRSR</td>
<td>SON</td>
<td>DRS</td>
<td>6</td>
<td>1000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>TPD3E001DRYR</td>
<td>SON</td>
<td>DRY</td>
<td>6</td>
<td>5000</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. SDN (Small Outline No-Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters.
NOTES:  
A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Publication IPC-7351 is recommended for alternate designs.  
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.  
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.  
F. Customers should contact their board fabrication site for solder mask tolerances.
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0.15 per end or side.
D. JEDEC package registration is pending.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0.127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over-print land for acceptable area ratio > 0.65. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parentheses are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
EXAMPLE BOARD LAYOUT

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X

SOLDER MASK DETAILS

EXPOSED METAL
SOLDER MASK OPENING
METAL
NON SOLDER MASK DEFINED

0.05 MAX
ALL AROUND

0.05 MIN
ALL AROUND

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).
NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.