features

- DC-DC Synchronous Buck Controller
- Switching Frequency, 200 kHz (Typ)
- Programmable Output Voltage, 1 V to 2.5 V ±2%
- Power Good Function (PWRGD)
- Input Voltage, 12 V ±5%
- Drive High Load Current With External Components

applications

- PC Motherboard, Voltage Regulation for System Power
- DDR Memory Supply (V_{DDQ} or V_{TT})
- RDRAM Memory Supply (V_{DDQ})
- General Purpose Synchronous Switch Mode Controller

description

The TPPM0115 is a synchronous buck controller capable of driving two external power FETs 180° out of phase. The device requires a minimum of external standard filter components and switching FETs to regulate the desired output voltage. This is achieved with an internal switching frequency of 200 kHz (typical).

The TPPM0115 switch mode controller and associated circuitry provide efficient voltage regulation of greater than 85%. The output voltage is set by two external resistors. During power up, when the output voltage reaches 90% of the desired value, the power good (PWRGD) output is transitioned high after a short delay of 1 ms to 5 ms. During power down, when the output voltage falls below 90% of the set value, the PWRGD output is pulled low without any delay.

In the event the set output is in an over-voltage condition due to a system fault, the drive to the lower FET turns on to correct the fault. There is a dead time between switching one FET ON while the other FET is switching OFF to prevent cross conduction.

The TPPM0115 is capable of driving high static load currents with minimal ripple on the output (<2%). The phase sense input is used to sense the flow of current through the inductor during flyback to minimize ripple on the output.

To optimize output filter capacitance, the voltage mode control is based on a fixed ON time during the start of the cycle and hysteretic control during load transients. This allows the device to respond and maintain the set regulation voltage.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLVS371A- MARCH 2001 - REVISED JUNE 2001




NC - No internal connection

Copyright © 2001, Texas Instruments Incorporated

SLVS371A- MARCH 2001 - REVISED JUNE 2001

functional block diagram



Terminal Functions

TERMINA	AL.		DECODICTION
NAME	NO.	1/0	DESCRIPTION
DRVH	5	0	Output for upper FET gate drive
DRVL	6	0	Output for lower FET gate drive
GND	8	0	Ground
NC/TEST	3	0	No connection, used for test purpose only
PHASE	4	Т	Phase sense input
PWRGD	2	0	Open-drain output for power good function
SEN	7	Ι	Sense input
VCC	1	I	Input voltage



SLVS371A- MARCH 2001 - REVISED JUNE 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Unregulated input voltage, V_{CC} (see Notes 1 and 2) Drive output voltage, $V_{(DRVH)}$ and $V_{(DRVL)}$ (see Notes 1 and 3) Power good voltage, $V_{(PWRGD)}$ (see Notes 1 and 2) Feedback voltage, $V_{(SEN)}$ (see Notes 1 and 2) Phase sense voltage, $V_{(PHASE)}$ (see Note 3) Continuous power dissipation, P_D Electrostatic discharge susceptibility, $V_{(HBMESD)}$ (see Note 4) Operating ambient temperature range, T_A	
Operating ambient temperature range, T _A Storage temperature range, T _{stg} Lead temperature (soldering, 10 sec) T _{LEAD}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Absolute negative voltage values on these terminals should not be below -0.5 V.

3. Absolute negative voltage values on these terminals should not be below -1 V.

4. The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each terminal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Unregulated input voltage, V _{CC}	11.4		12.6	V
Drive output current, I(DRVH) and I(DRVL)		500		mA
Power good voltage, V(PWRGD)		5		V
Feedback voltage, V(SEN)		1		V
Phase sense voltage, V(PHASE)		0		V
Continuous power dissipation, PD		100		mW
Operating ambient temperature, T _A		55		°C



SLVS371A- MARCH 2001 - REVISED JUNE 2001

dc electrical characteristics, $T_A = 0^{\circ}C$ to 55°C, $V_{CC} = 12 V$ (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
VOUT	Output voltage	$V_{CC} = 11.4 V \text{ to } 12.$ See Figure 8 for ext $R_1 = 0$, R_2 is not pr		1			V
η	Efficiency	I _L = 10 A,	See Figure 8	86%			
IQ	Quiescent current	V(SEN) = <1 V or > VOUT = 1 V to 1.3 V	1.3 V, V		2		mA
$\Delta VO(\Delta IO)$	Load regulation						
$\Delta V_{O(\Delta VI)}$	Line regulation	See Figure 8		-1%		1%	
	Temperature regulation						
VOH(DRVH)		$V_{(SEN)} = 0.9 \text{ V}, \qquad I_{OH} = 200 \text{ mA}$		١	/CC-3V		
VOL(DRVH)	Upper drive output voltage	V(SEN) = 1.2 V,	I _{OL} = -200 mA			1	V
V _{OH(DRVL)}	Lower drive output voltage	V(SEN) = 1.2 V, V(PHASE) < 0 V	I _{OH} = 200 mA		5		V
VOL(DRVL)	1	V(SEN) = 0.9 V,	I _{OL} = -200 mA			1	
IIH	Disease in and a summer i	V(SEN) = 0.9 V,	V(PHASE) = 5 V		100		
۱ _{IL}	Phase input current	V(SEN) = 1.2 V,	V(PHASE) = -0.3 V	-50			μA
	Sense output voltage for	Ramp up sense input transition to high	ut until PWRGD	VOUT* 0.86		VOUT* 0.96	V
V(PWRGD)	PWRGD detection range	Ramp down sense i transition to low	input until PWRGD	VOUT* 0.63		^V ОUТ* 0.71	V
IBIAS	Sense feedback bias current	V(SEN) = 1.08 V				5	μA

ac electrical characteristics, $T_A = 0^{\circ}C$ to 55°C, $V_{CC} = 12 V$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{sw}	Switching frequency	Measured at DRVH terminal		200		kHz
		$V_{(DRVH)} \rightarrow 0 \text{ V to 8 V}, \qquad V_{(SEN)} \rightarrow 1.1 \text{ V to 0.9 V}$		50		
tr	Output rise time for both DRVH and DRVL	$V_{(DRVL)} \rightarrow 0 \text{ V to 8 V}, \qquad V_{(SEN)} \rightarrow 0.9 \text{ V to 1.1 V}$		50		ns
4.	Output fall time for both DDV// Land DDV//	$V_{\mbox{(DRVH)}} \rightarrow$ 8 V to 0 V, $V_{\mbox{(SEN)}} \rightarrow$ 0.9 V to 1.1 V		50		
tf	Output fall time for both DRVH and DRVL	$V_{(DRVL)} \rightarrow 8 \text{ V to 0 V}, \qquad V_{(SEN)} \rightarrow 1.1 \text{ V to 0.9 V}$		50		ns
td	Power good signal delay	Delay time for V _(SEN) > V _(PWRGD) to PWRGD transitioning high	1		5	ms
	Dead time between DRVH and DRVL	$V_{(SEN)} \rightarrow 1.1 \text{ V to } 0.9 \text{ V},$ Delay between $V_{(DRVL)}$ at 0 V and $V_{(DRVH)} = 1.5 \text{ V}$		50		
tdt	switch conduction	$V_{(SEN)} \rightarrow 0.9 \text{ V to } 1.1 \text{ V},$ Delay between $V_{(DRVH)}$ at 0 V and $V_{(DRVL)} = 1.5 \text{ V}$		50		ns

thermal characteristics

		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal impedance, junction-to-case			50	°C/W
$R_{\theta JA}$	Thermal impedance, junction-to-ambient			178	°C/W



SLVS371A- MARCH 2001 - REVISED JUNE 2001



TYPICAL CHARACTERISTICS







Figure 2. Dead Time Between Gate Drives Upper Switching ON and Lower Switching OFF



SLVS371A- MARCH 2001 - REVISED JUNE 2001



TYPICAL CHARACTERISTICS

Figure 3. Output Voltage Ripple (Offset = 2.5 V) With NO Load






Figure 4. Output Voltage Ripple (Offset = 2.5 V) With 6 A Load



SLVS371A- MARCH 2001 - REVISED JUNE 2001



TYPICAL CHARACTERISTICS






Figure 6. Output Voltage Ripple (Offset = 2.5 V) With Dynamic Load Switching (1 A to 8 A)



SLVS371A- MARCH 2001 - REVISED JUNE 2001





Figure 7. System Efficiency With Load Current (2.5-V Output)



SLVS371A- MARCH 2001 - REVISED JUNE 2001



APPLICATION INFORMATION

NOTES: A. The heavy lines must be kept short and connected to the ground plane construction for efficient results.

- B. The feedback (sense) trace should be kept from the inductor flux.
- C. The 1500-µF capacitor should have a low ESR to minimize output voltage ripple.
- D. External FETs are MTD3302 or PHD55N03LT.
- E. Set the resistor values on the SEN terminal using the following formulas:

$$V_{OUT} = \frac{V_{ref}(R1 + R2)}{R2}$$
, where $V_{ref} = 1$ V


- F. Maximum efficiency is dependent on proper selection of external components.
- G. Line and load regulation is dependent on proper selection of external components.

Optional: When resistor feedback network is not used, V_{OUT} must be connected directly to SEN input to provide output regulation at $V_{OUT} = V_{ref}$.

Figure 8. Typical Application Schematic



SLVS371A- MARCH 2001 - REVISED JUNE 2001







Figure 9. Application Schematic for DDR Memory $V_{\mbox{DDQ}}$ and $V_{\mbox{TT}}$ Supplies



SLVS371A- MARCH 2001 - REVISED JUNE 2001

APPLICATION INFORMATION



NOTES: A. The heavy lines must be kept short and connected to the ground plane construction for efficient results. B. The performance of the regulator depends on the proper selection of the external components for the application.

Figure 10. Application Schematic for RAMBUS Memory V_{DDQ} and V_{CORE} Supplies




SLVS371A- MARCH 2001 - REVISED JUNE 2001

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū			(-)	(6)	(0)		()	
TPPM0115D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TP0115	Samples
TPPM0115DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TP0115	Samples
TPPM0115DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TP0115	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	al
----------------------------	----

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPPM0115DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPPM0115DR	SOIC	D	8	2500	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

16-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPPM0115D	D	SOIC	8	75	505.46	6.76	3810	4
TPPM0115DG4	D	SOIC	8	75	505.46	6.76	3810	4

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated