The TPS2042 and TPS2052 dual power distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. The TPS2042 and the TPS2052 incorporate in single packages two 135-mΩ N-channel MOSFET high-side power switches for power distribution systems that require multiple power switches. Each switch is controlled by a logic enable that is compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS2042 and TPS2052 limit the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

The TPS2042 and TPS2052 are designed to limit at 0.9-A load. These power distribution switches are available in 8-pin small-outline integrated circuit (SOIC) and 8-pin plastic dual-in-line packages (PDIP) and operate over an ambient temperature range of –40°C to 85°C.
TPS2042, TPS2052
DUAL POWER-DISTRIBUTION SWITCHES

TPS2042 functional block diagram

Terminal Functions

<table>
<thead>
<tr>
<th>TERMINAL</th>
<th>NO.</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN1</td>
<td>3</td>
<td>–</td>
<td>I</td>
</tr>
<tr>
<td>EN2</td>
<td>4</td>
<td>–</td>
<td>I</td>
</tr>
<tr>
<td>EN1</td>
<td>–</td>
<td>3</td>
<td>I</td>
</tr>
<tr>
<td>EN2</td>
<td>–</td>
<td>4</td>
<td>I</td>
</tr>
<tr>
<td>GND</td>
<td>1</td>
<td>1</td>
<td>I</td>
</tr>
<tr>
<td>IN</td>
<td>2</td>
<td>2</td>
<td>I</td>
</tr>
<tr>
<td>OC1</td>
<td>8</td>
<td>8</td>
<td>O</td>
</tr>
<tr>
<td>OC2</td>
<td>5</td>
<td>5</td>
<td>O</td>
</tr>
<tr>
<td>OUT1</td>
<td>7</td>
<td>7</td>
<td>O</td>
</tr>
<tr>
<td>OUT2</td>
<td>6</td>
<td>6</td>
<td>O</td>
</tr>
</tbody>
</table>
detailed description

power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m\(\Omega\) (\(V_{IG} = 5\) V). Configured as a high-side switch, the power switch prevents current flow from OUT\(x\) to IN and IN to OUT\(x\) when disabled. The power switch supplies a minimum of 500 mA per switch.

charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

enable (EN\(_x\) or EN\(_x\))

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10 \(\mu\)A when a logic high is present on EN\(_x\) (TPS2042) or a logic low is present on EN\(_x\) (TPS2052). A logic zero input on EN\(_x\) or logic high on EN\(_x\) restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

overcurrent (OC\(_x\))

The OC\(_x\) open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

thermal sense

The TPS2042 and TPS2052 implement a dual-threshold thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The (OC\(_x\)) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, \( V_{I(IN)} \) (see Note1) .......................... \(-0.3 \) V to 6 V
Output voltage range, \( V_{O(OUTx)} \) (see Note1) .......................... \(-0.3 \) V to \( V_{I(IN)} + 0.3 \) V
Input voltage range, \( V_{I(ENx)} \) or \( V_{I(ENx)} \) .......................... \(-0.3 \) V to 6 V
Continuous output current, \( I_{O(OUTx)} \) .................................. internally limited
Continuous total power dissipation ........................................ See Dissipation Rating Table
Operating virtual junction temperature range, \( T_{J} \) ...................... \(-40^\circ \) C to 125°C
Storage temperature range, \( T_{STG} \) ......................................... \(-65^\circ \) C to 150°C
Lead temperature soldering 1.6 mm (1/16 inch) from case for 10 seconds ................................ 260°C
Electrostatic discharge (ESD) protection: Human body model MIL-STD-883C ........................... 2 kV
Machine model ................................................................. 0.2 kV

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLE

<table>
<thead>
<tr>
<th>PACKAGE</th>
<th>( T_{A} \leq 25^\circ ) C POWER RATING</th>
<th>DERATING FACTOR ABOVE ( T_{A} = 25^\circ ) C</th>
<th>( T_{A} = 70^\circ ) C POWER RATING</th>
<th>( T_{A} = 85^\circ ) C POWER RATING</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>725 mW</td>
<td>5.8 mW/(^\circ)C</td>
<td>464 mW</td>
<td>377 mW</td>
</tr>
<tr>
<td>P</td>
<td>1175 mW</td>
<td>9.4 mW/(^\circ)C</td>
<td>752 mW</td>
<td>611 mW</td>
</tr>
</tbody>
</table>

recommended operating conditions

<table>
<thead>
<tr>
<th></th>
<th>TPS2042</th>
<th>TPS2052</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage, ( V_{I(IN)} )</td>
<td>2.7</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Input voltage, ( V_{I(ENx)} ) or ( V_{I(ENx)} )</td>
<td>0</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Continuous output current, ( I_{O(OUTx)} )</td>
<td>0</td>
<td>500</td>
<td>mA</td>
</tr>
<tr>
<td>Operating virtual junction temperature, ( T_{J} )</td>
<td>(-40)</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>
electrical characteristics over recommended operating junction temperature range, $V_{I(IN)} = 5.5$ V, $I_O = \text{rated current}$, $V_{I(ENx)} = 0$ V, $V_{I(ENx)} = \text{Hi}$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>electrical characteristics over recommended operating junction temperature range, $V_{I(IN)} = 5.5$ V, $I_O = \text{rated current}$, $V_{I(ENx)} = 0$ V, $V_{I(ENx)} = \text{Hi}$ (unless otherwise noted)</td>
</tr>
</tbody>
</table>

### Power Switch

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS†</th>
</tr>
</thead>
<tbody>
<tr>
<td>$r_{DS(on)}$</td>
<td>$V_{I(IN)} = 5$ V, $I_O = 0.5$ A, $T_J = 25$ °C, $R_L = 10$ Ω</td>
</tr>
<tr>
<td>$t_{Rise}$</td>
<td>$V_{I(IN)} = 5$ V, $I_O = 0.5$ A, $T_J = 85$ °C, $R_L = 10$ Ω</td>
</tr>
<tr>
<td>$t_{Fall}$</td>
<td>$V_{I(IN)} = 5$ V, $I_O = 0.5$ A, $T_J = 125$ °C, $R_L = 10$ Ω</td>
</tr>
</tbody>
</table>

† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

### Enable Input $ENx$ or $ENx$

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IH}$</td>
<td>$2.7$ V $\leq V_{I(IN)} \leq 5.5$ V</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>$4.5$ V $\leq V_{I(IN)} \leq 5.5$ V</td>
</tr>
<tr>
<td>$I_{I}$</td>
<td>$2.7$ V $\leq V_{I(IN)} \leq 4.5$ V</td>
</tr>
</tbody>
</table>

### Current Limit

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS†</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{OS}$</td>
<td>$V_{I(IN)} = 5$ V, OUT connected to GND, Device enable into short circuit</td>
</tr>
</tbody>
</table>

† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
### Electrical Characteristics

Over recommended operating junction temperature range, \( V_{I(IN)} = 5.5 \) V, \( I_O = \) rated current, \( V_I(ENx) = 0 \) V, \( V_I(ENx) = Hi \) (unless otherwise noted)

#### Supply Current

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>TPS2042</th>
<th>TPS2052</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply current, low-level output</td>
<td>( V_I(ENx) = V_I(IN) ) ( T_J = 25^\circ C ) (-40^\circ C \leq T_J \leq 125^\circ C )</td>
<td>0.015</td>
<td>1</td>
<td>( \mu A )</td>
</tr>
<tr>
<td></td>
<td>( V_I(ENx) = 0 ) V</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply current, high-level output</td>
<td>( V_I(ENx) = V_I(IN) ) ( T_J = 25^\circ C ) (-40^\circ C \leq T_J \leq 125^\circ C )</td>
<td>100</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_I(ENx) = 0 ) V</td>
<td></td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>Leakage current</td>
<td>( V_I(ENx) = V_I(IN) ) ( T_J = 25^\circ C ) (-40^\circ C \leq T_J \leq 125^\circ C )</td>
<td>100</td>
<td>100</td>
<td>( \mu A )</td>
</tr>
<tr>
<td></td>
<td>( V_I(ENx) = 0 ) V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reverse leakage current</td>
<td>( V_I(EN) = 0 ) V</td>
<td>( T_J = 25^\circ C )</td>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( V_I(EN) = Hi )</td>
<td></td>
<td></td>
<td>( \mu A )</td>
</tr>
</tbody>
</table>

#### Undervoltage Lockout

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>TPS2042</th>
<th>TPS2052</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-level input voltage</td>
<td>( T_J = 25^\circ C )</td>
<td>2</td>
<td>100</td>
<td>V</td>
</tr>
<tr>
<td>Hysteresis</td>
<td></td>
<td>2.5</td>
<td>2.5</td>
<td>V</td>
</tr>
</tbody>
</table>

#### Overcurrent \( OCx \)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>TPS2042</th>
<th>TPS2052</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sink current( ^\dagger )</td>
<td>( V_O = 5 ) V</td>
<td>10</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td>Output low voltage</td>
<td>( I_O = 5 ) mA, ( V_{OL(OCx)} )</td>
<td>0.5</td>
<td>0.5</td>
<td>V</td>
</tr>
<tr>
<td>Off-state current( ^\dagger )</td>
<td>( V_O = 5 ) V, ( V_O = 3.3 ) V</td>
<td>1</td>
<td>1</td>
<td>( \mu A )</td>
</tr>
</tbody>
</table>

\( ^\dagger \) Specified by design, not production tested.
PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT

VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms

Figure 2. Turnon Delay and Rise Time with 0.1-\(\mu\)F Load

Figure 3. Turnoff Delay and Fall Time with 0.1-\(\mu\)F Load
PARAMETER MEASUREMENT INFORMATION

Figure 4. Turnon Delay and Rise Time with 1-μF Load

Figure 5. Turnoff Delay and Fall Time with 1-μF Load

Figure 6. TPS2042, Short-Circuit Current, Device Enabled into Short

Figure 7. TPS2042, Threshold Trip Current with Ramped Load on Enabled Device
PARAMETER MEASUREMENT INFORMATION

Figure 8. Inrush Current with 100-μF, 220-μF and 470-μF Load Capacitance

Figure 9. Ramped Load on Enabled Device

Figure 10. 4-Ω Load Connected to Enabled Device

Figure 11. 1-Ω Load Connected to Enabled Device
TYPICAL CHARACTERISTICS

TURNON DELAY

\[ V_{I} - \text{Input Voltage} - V \]

\[ CL = 1 \mu F \]
\[ RL = 10 \Omega \]
\[ TA = 25^\circ C \]

Figure 12

TURNOFF DELAY

\[ V_{I} - \text{Input Voltage} - V \]

\[ CL = 1 \mu F \]
\[ RL = 10 \Omega \]
\[ TA = 25^\circ C \]

Figure 13

RISE TIME

\[ t_r - \text{Rise Time} - ms \]

\[ V_{I(IN)} = 5 V \]
\[ CL = 1 \mu F \]
\[ TA = 25^\circ C \]

Figure 14

FALL TIME

\[ t_f - \text{Fall Time} - ms \]

\[ V_{I(IN)} = 5 V \]
\[ TA = 25^\circ C \]
\[ CL = 1 \mu F \]

Figure 15
TYPICAL CHARACTERISTICS

SUPPLY CURRENT, OUTPUT ENABLED
vs
JUNCTION TEMPERATURE

Figure 16

SUPPLY CURRENT, OUTPUT DISABLED
vs
JUNCTION TEMPERATURE

Figure 17

SUPPLY CURRENT, OUTPUT ENABLED
vs
INPUT VOLTAGE

Figure 18

SUPPLY CURRENT, OUTPUT DISABLED
vs
INPUT VOLTAGE

Figure 19
TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-STATE RESISTANCE

vs JUNCTION TEMPERATURE

Figure 20

STATIC DRAIN-SOURCE ON-STATE RESISTANCE

vs INPUT VOLTAGE

Figure 21

INPUT-TO-OUTPUT VOLTAGE

vs LOAD CURRENT

Figure 22

SHORT-CURCUIIT OUTPUT CURRENT

vs INPUT VOLTAGE

Figure 23
TYPICAL CHARACTERISTICS

THRESHOLD TRIP CURRENT

\[ V_I \text{ – Input Voltage – V} \]

\[ I_{\text{TH}} \text{ – Threshold Trip Current – A} \]

\[ T_A = 25^\circ C \]

Load Ramp = 1 A/10 ms

Figure 24

SHORT CIRCUIT OUTPUT CURRENT

\[ T_J \text{ – Junction Temperature – °C} \]

\[ I_{\text{OS}} \text{ – Short-circuit Output Current – A} \]

\[ V_{I(I\text{N})} = 5 \text{ V} \]

\[ V_{I(I\text{N})} = 4 \text{ V} \]

\[ V_{I(I\text{N})} = 2.7 \text{ V} \]

Figure 25

UNDERSVOLTAGE LOCKOUT

\[ T_J \text{ – Junction Temperature – °C} \]

\[ V_{U\text{LO}} \text{ – Undervoltage Lockout – V} \]

Start Threshold

Stop Threshold

Figure 26

CURRENT-LIMIT RESPONSE

\[ T_A = 25^\circ C \]

\[ V_{I(I\text{N})} = 5 \text{ V} \]

\[ 0 \text{ s} \]

\[ 500 \]

Figure 27
TYPICAL CHARACTERISTICS
OVERCURRENT RESPONSE TIME (OCx) vs PEAK CURRENT

Figure 28

APPLICATION INFORMATION

Figure 29. Typical Application

power-supply considerations

A 0.01-μF to 0.1-μF ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients.
APPLICATION INFORMATION

overcurrent

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before \( V_I(IN) \) has been applied (see Figure 6). The TPS2042 and TPS2052 sense the short and immediately switch into a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7). The TPS2042 and TPS2052 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

\( \text{OC} \) response

The \( \text{OC} \) open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter of 500 \( \mu \)s (see Figure 30) can be connected to the \( \text{OC} \) pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.

![Figure 30. Typical Circuit for \( \text{OC} \) Pin and RC Filter for Damping Inrush \( \text{OC} \) Responses](image-url)
APPLICATION INFORMATION

power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find $r_{DS(on)}$ at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 21. Next, calculate the power dissipation using:

$$P_D = r_{DS(on)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

- $T_A = $ Ambient Temperature °C
- $R_{\theta JA} = $ Thermal resistance SOIC = 172°C/W, PDIP = 106°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS2042 and TPS2052 into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2042 and TPS2052 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The OC open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.
APPLICATION INFORMATION

universal serial bus (USB) applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS2042 and TPS2052 can provide power-distribution solutions for many of these classes of devices.

host/self-powered and bus-powered hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 31). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

![Figure 31. Typical Two-Port USB Host/Self-Powered Hub](image-url)
APPLICATION INFORMATION

host/self-powered and bus-powered hubs (continued)

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

low-power bus-powered functions and high-power bus-powered functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA, and high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current limiting (see Figure 32).

![Figure 32. High-Power Bus-Powered Function](image-url)
APPLICATION INFORMATION

USB power-distribution requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB VBUS

- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA
  - Limit inrush current (<44 Ω and 10 µF)

- Functions must:
  - Limit inrush currents
  - Power up at <100 mA

The feature set of the TPS2042 and TPS2052 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-power hubs, as well as the input ports for bus-power functions (see Figure 33).
Figure 33. Hybrid Self/Bus-Powered Hub Implementation

† USB rev 1.1 requires 120 μF per hub.
generic hot-plug applications (see Figure 34)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS2042 and TPS2052, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS2042 and TPS2052 also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature guarantees a soft start with a controlled rise time for every insertion of the card or module.

By placing the TPS2042 and TPS2052 between the VCC input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2042D</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2042</td>
<td></td>
</tr>
<tr>
<td>TPS2042DG4</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2042</td>
<td></td>
</tr>
<tr>
<td>TPS2042DR</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2042</td>
<td></td>
</tr>
<tr>
<td>TPS2042P</td>
<td>NRND</td>
<td>PDIP</td>
<td>P</td>
<td>8</td>
<td>50</td>
<td>Pb-Free (RoHS)</td>
<td>CU NIPDAU</td>
<td>N / A for Pkg Type</td>
<td>-40 to 85</td>
<td>TPS2042P</td>
<td></td>
</tr>
<tr>
<td>TPS2052D</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2052</td>
<td></td>
</tr>
<tr>
<td>TPS2052DR</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2052</td>
<td></td>
</tr>
<tr>
<td>TPS2052DRG4</td>
<td>NRND</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>2052</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

- Reel Diameter

**TAPE DIMENSIONS**

- K0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- A0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

- Pocket Quadrants
- Sprocket Holes
- User Direction of Feed

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2042DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPS2052DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2042DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>338.1</td>
<td>20.6</td>
</tr>
<tr>
<td>TPS2052DR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>338.1</td>
<td>20.6</td>
</tr>
</tbody>
</table>
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY TECHNICAL, INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designers may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designers will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designers’ non-compliance with the terms and provisions of this Notice.