TPS2065D Current Limited, Power-Distribution Switches

1 Features
• Single Power Switch Family
• Rated currents of 1 A
• ±20% Accurate, Fixed, Constant Current Limit
• Fast Overcurrent Response: 2 µs
• Deglitched Fault Reporting
• Output Discharge
• Reverse Current Blocking
• Built-in Soft Start
• Ambient Temperature Range: –40°C to 85°C
• UL Listed and CB-File No. E169910

2 Applications
• USB Ports/Hubs, Laptops, Desktops
• High-Definition Digital TVs
• Set Top Boxes
• Short Circuit Protection

3 Description
The TPS2065D power-distribution switch family is intended for applications such as USB where heavy capacitive loads and short circuits are likely to be encountered. The device can continuously deliver up to 1 A output current.

The TPS2065D limits the output current to a safe level by operating in a constant-current mode when the output load exceeds the current limit threshold. This provides a predictable fault current under all conditions. The fast overload response time eases the burden on the main 5-V supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turnon and turnoff.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2065D</td>
<td>SOT-23 (5)</td>
<td>2.90 mm x 1.60 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Diagram
Table of Contents

1 Features ................................................................. 1
2 Applications ......................................................... 1
3 Description .......................................................... 1
4 Revision History ..................................................... 2
5 Device Comparison Table .......................................... 3
6 Pin Configuration and Functions ................................. 3
7 Specifications ......................................................... 4
  7.1 Absolute Maximum Ratings .................................. 4
  7.2 ESD Ratings .......................................................... 4
  7.3 Recommended Operating Conditions ..................... 4
  7.4 Thermal Information .............................................. 4
  7.5 Electrical Characteristics: \( T_J = T_A = 25^\circ C \) .......... 5
  7.6 Electrical Characteristics: \(-40^\circ C \leq T_J \leq 125^\circ C \) .... 6
  7.7 Timing Requirements: \(-40^\circ C \leq T_J \leq 125^\circ C \) ...... 6
  7.8 Typical Characteristics .......................................... 8
8 Detailed Description ............................................... 11
  8.1 Overview ............................................................. 11
  8.2 Functional Block Diagrams ................................. 11
  8.3 Feature Description .............................................. 11
  8.4 Device Functional Modes ................................... 13
9 Application and Implementation ............................... 14
  9.1 Application Information .................................... 14
  9.2 Typical Application ........................................... 14
10 Power Supply Recommendations ............................... 18
11 Layout ................................................................. 18
  11.1 Layout Guidelines ............................................. 18
  11.2 Layout Example ................................................ 18
  11.3 Power Dissipation and Junction Temperature .......... 18
12 Device and Documentation Support ............................ 20
  12.1 Receiving Notification of Documentation Updates ....... 20
  12.2 Community Resources ........................................ 20
  12.3 Trademarks ....................................................... 20
  12.4 Electrostatic Discharge Caution .......................... 20
  12.5 Glossary .......................................................... 20
13 Mechanical, Packaging, and Orderable Information ....... 20

4 Revision History

<table>
<thead>
<tr>
<th>DATE</th>
<th>REVISION</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>December 2016</td>
<td>*</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
5  Device Comparison Table

<table>
<thead>
<tr>
<th>MAXIMUM OPERATING CURRENT</th>
<th>OUTPUT DISCHARGE</th>
<th>ENABLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 A</td>
<td>Y</td>
<td>High</td>
</tr>
</tbody>
</table>

6  Pin Configuration and Functions

![DBV Package 5-Pin SOT-23 Top View](image_url)

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>4 I</td>
<td>Enable input, logic high turns on power switch</td>
</tr>
<tr>
<td>GND</td>
<td>2</td>
<td>Ground connection</td>
</tr>
<tr>
<td>IN</td>
<td>5 PWR</td>
<td>Input voltage and power-switch drain; connect a 0.1-µF or greater ceramic capacitor from IN to GND close to the IC</td>
</tr>
<tr>
<td>FLT</td>
<td>3 O</td>
<td>Active-low open-drain output, asserted during overcurrent, or overtemperature conditions</td>
</tr>
<tr>
<td>OUT</td>
<td>1 PWR</td>
<td>Power-switch output, connect to load.</td>
</tr>
</tbody>
</table>
7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)\(^{(1)(2)(3)}\)

<table>
<thead>
<tr>
<th>Specification</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage range on IN, OUT, EN, FLT (^{(4)})</td>
<td>−0.3</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>Voltage range from IN to OUT</td>
<td>−6</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>Maximum junction temperature, (T_J)</td>
<td>Internally Limited</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage temperature, (T_{stg})</td>
<td>−60</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Absolute maximum ratings apply over recommended junction temperature range.

(3) Voltages are with respect to GND unless otherwise noted.

(4) See Input and Output Capacitance.

7.2 ESD Ratings

<table>
<thead>
<tr>
<th>Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (^{(1)})</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM), per JEDEC specification JESD22-C101 (^{(2)})</td>
<td>±500</td>
<td>V</td>
</tr>
<tr>
<td>IEC 61000-4-2 contact discharge (^{(3)})</td>
<td>±8000</td>
<td>V</td>
</tr>
<tr>
<td>IEC 61000-4-2 air-gap discharge</td>
<td>±15000</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) \(V_{OUT}\) was surged on a pcb with input and output bypassing per Input and Output Capacitance (except input capacitor was 22 \(\mu\)F) with no device failures.

7.3 Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Specification</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IN})</td>
<td>4.5</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{EN})</td>
<td>0</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IH})</td>
<td>2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IL})</td>
<td></td>
<td>0.7</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(I_{OUT})</td>
<td></td>
<td>−40</td>
<td>1 A</td>
<td></td>
</tr>
<tr>
<td>(T_J)</td>
<td></td>
<td>125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>(I_{FLT})</td>
<td>0</td>
<td>5</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

(1) Some package and current rating may request an ambient temperature derating of 85°C.

7.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPS2065D</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction-to-ambient thermal resistance</td>
<td>224.9</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (top) thermal resistance</td>
<td>95.2</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board thermal resistance</td>
<td>51.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-top characterization parameter</td>
<td>6.6</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board characterization parameter</td>
<td>50.3</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
<td>°C/W</td>
</tr>
<tr>
<td>See Power Dissipation and Junction Temperature</td>
<td>139.3</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
7.5 Electrical Characteristics: $T_J = T_A = 25^\circ C$\(^{(1)}\)

Unless otherwise noted: $V_{IN} = 5 \text{ V}$, $V_{EN} = V_{IN}$, $I_{OUT} = 0 \text{ A}$. See *Device Comparison Table* for the rated current of each part number. Parametrics over a wider operational range are shown in *Electrical Characteristics: $-40^\circ C \leq T_J \leq 125^\circ C$*.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS(^{(1)})</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{DS(on)}$</td>
<td>Input – output resistance 1-A rated output, 25°C</td>
<td>DBV</td>
<td>96</td>
<td>110</td>
<td>mΩ</td>
</tr>
<tr>
<td></td>
<td>1-A rated output, -40°C ≤ ($T_J$, $T_A$) ≤ 85°C</td>
<td>DBV</td>
<td>96</td>
<td>130</td>
<td>mΩ</td>
</tr>
<tr>
<td>$I_{OS}$ (^{(2)})</td>
<td>Current limit, See Figure 6 1-A rated output</td>
<td>1.3</td>
<td>1.55</td>
<td>1.8</td>
<td>A</td>
</tr>
<tr>
<td>$I_{SD}$</td>
<td>Supply current, switch disabled $I_{OUT} = 0 \text{ A}$</td>
<td>0.01</td>
<td>1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>$-40^\circ C \leq (T_J, T_A) \leq 85^\circ C$, $V_{IN} = 5.5 \text{ V}$, $I_{OUT} = 0 \text{ A}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{SE}$</td>
<td>Supply current, switch enabled $I_{OUT} = 0 \text{ A}$</td>
<td>60</td>
<td>70</td>
<td>85</td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>$-40^\circ C \leq (T_J, T_A) \leq 85^\circ C$, $V_{IN} = 5.5 \text{ V}$, $I_{OUT} = 0 \text{ A}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{REV}$</td>
<td>Reverse leakage current $V_{OUT} = 5 \text{ V}$, $V_{IN} = 0 \text{ V}$, measure $I_{VOUT}$</td>
<td>0.1</td>
<td>1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>$-40^\circ C \leq (T_J, T_A) \leq 85^\circ C$, $V_{OUT} = 5 \text{ V}$, $V_{IN} = 0 \text{ V}$, measure $I_{VOUT}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{PD}$</td>
<td>Output pulldown resistance(^{(3)}) $V_{IN} = V_{OUT} = 5 \text{ V}$, disabled</td>
<td>400</td>
<td>470</td>
<td>600</td>
<td>Ω</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

\(^{(2)}\) See *Current Limit* section for explanation of this parameter.

\(^{(3)}\) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.
7.6 Electrical Characteristics: –40°C ≤ TJ ≤ 125°C

Unless otherwise noted: 4.5 V ≤ V IN ≤ 5.5 V, V EN = V IN, I OUT = 0 A, typical values are at 5 V and 25°C. See Device Comparison Table for the rated current of each part number.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS(1)</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>POWER SWITCH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R DSON (2)</td>
<td>1-A rated output</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ENABLE INPUT (EN)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Threshold</td>
<td>DBV</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hysteresis</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Leakage current (V EN = 0 V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CURRENT LIMIT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I OS (2)</td>
<td>Current limit, See Figure 22</td>
<td></td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>I IOS</td>
<td>Short circuit response time (3)</td>
<td></td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>SUPPLY CURRENT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I SD</td>
<td>Supply current, switch disabled</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>I SAE</td>
<td>Supply current, switch enabled</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>I REV</td>
<td>Reverse leakage current</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>UNDERSAMPLE LOCKOUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V UVLO</td>
<td>Rising threshold</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Hysteresis (3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>FLT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output low voltage, FLT</td>
<td>FLT = 1 mA</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Off-state leakage</td>
<td>V FLT = 5.5 V</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>I FLT</td>
<td>FLT assertion or deassertion glitch</td>
<td></td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>OUTPUT DISCHARGE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R PD</td>
<td>Output pulldown resistance</td>
<td></td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>THERMAL SHUTDOWN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rising threshold (T J)</td>
<td>In current limit</td>
<td>135</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Hysteresis (3)</td>
<td>Not in current limit</td>
<td>155</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
(2) See Current Limit for explanation of this parameter.
(3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

7.7 Timing Requirements: –40°C ≤ TJ ≤ 125°C

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>t ON</td>
<td>1</td>
<td>1.4</td>
<td>1.8</td>
<td>ms</td>
</tr>
<tr>
<td>t OFF</td>
<td>1.3</td>
<td>1.65</td>
<td>2</td>
<td>ms</td>
</tr>
<tr>
<td>t R</td>
<td>0.4</td>
<td>0.55</td>
<td>0.7</td>
<td>ms</td>
</tr>
<tr>
<td>t F</td>
<td>0.25</td>
<td>0.35</td>
<td>0.45</td>
<td>ms</td>
</tr>
</tbody>
</table>
Figure 1. Output Rise and Fall Test Load

Figure 2. Power-On and Power-Off Timing

Figure 3. Enable Timing, Active High Enable

Figure 4. Enable Timing, Active Low Enable

Figure 5. Output Short Circuit Parameters

Figure 6. Output Characteristic Showing Current Limit
7.8 Typical Characteristics

Figure 7. Deglitch Period (T_{FLT}) vs Temperature

Figure 8. Output Discharge Current vs Output Voltage

Figure 9. Short Circuit Current (I_{OS}) vs Temperature

Figure 10. Reverse Leakage Current (I_{REV}) vs Temperature

Figure 11. Disabled Supply Current (I_{SD}) vs Temperature

Figure 12. Disabled Supply Current (I_{SD}) vs Input Voltage
Typical Characteristics (continued)

Figure 13. Reverse Leakage Current ($I_{REV}$) vs Output Voltage

Figure 14. Enabled Supply Current ($I_{SE}$) vs Temperature

Figure 15. Enabled Supply Current ($I_{SE}$) vs Input Voltage

Figure 16. Output Fall Time ($T_F$) vs Temperature

Figure 17. Output Rise Time ($T_R$) vs Temperature

Figure 18. Input-Output Resistance ($R_{DS(ON)}$) vs Temperature
Typical Characteristics (continued)

![Graph showing recovery time vs. current peak.](image)

**Figure 19. Recovery vs Current Peak**

- $V_{IN} = 5\, V$
- $C_{IN} = 730\, \mu F$
- $I_{END} = 1.68\, A$
8 Detailed Description

8.1 Overview
The TPS2065D are current limited, power-distribution switches providing 1 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining voltage regulation to the load. They are designed for applications where short circuits or heavy capacitive loads are encountered. Device features include enable, reverse blocking when disabled, output discharge pulldown, overcurrent protection, overtemperature protection, and deglitched fault reporting.

8.2 Functional Block Diagrams

8.3 Feature Description
8.3.1 Undervoltage Lockout
The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted ON/OFF cycling due to input voltage drop from large current surges. FLT is high impedance when the TPS2065D is in UVLO.

8.3.2 Enable
The logic enable input (EN), controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1 µA when the TPS2065D is disabled. Disabling the TPS2065D immediately clears an active FLT indication. The enable input is compatible with both TTL and CMOS logic levels.

The turnon and turnoff times (tON, tOFF) are composed of a delay and a rise or fall time (tR, tF). The delay times are internally controlled. The rise time is controlled by the device and the external loading (especially capacitance). TPS2065D fall time is controlled by the loading (R and C), and the output discharge (RPD). An output load consisting of only a resistor will experience a fall time set by the device. An output load with parallel R and C elements experiences a fall time determined by the (R × C) time constant if it is longer than the device tF.

The enable should not be left open, and may be tied to VIN or GND depending on the device.
Feature Description (continued)

8.3.3 Internal Charge Pump

The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality. The MOSFET power switch will block current from OUT to IN when turned off by the UVLO or disabled.

8.3.4 Current Limit

The TPS2065D responds to overloads by limiting output current to the static \( I_{OS} \) levels shown in Electrical Characteristics: \( T_J = T_A = 25^\circ C \)\(^{(1)}\). When an overload condition is present, the device maintains a constant output current, with the output voltage determined by \( I_{OS} \times R_{LOAD} \). Two possible overload conditions can occur.

The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws \( I_{OUT} > I_{OS} \)), or 2) input voltage is present and the device is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS2065D ramps the output current to \( I_{OS} \). The device limits the current to \( I_{OS} \) until the overload condition is removed or the device begins to thermal cycle.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within \( I_{OS} \) (Figure 5 and Figure 6) when the specified overload (see Electrical Characteristics: \(-40^\circ C \leq T_J \leq 125^\circ C\)) is applied. The response speed and shape varies with the overload level, input circuit, and rate of application. The current limit response will vary between simply settling to \( I_{OS} \), or turnoff and controlled return to \( I_{OS} \). Similar to the previous case, the device limits the current to \( I_{OS} \) until the overload condition is removed or the device begins to thermal cycle.

The TPS2065D thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation \( (V_{IN} - V_{OUT}) \times I_{OS} \) driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts.

There are two kinds of current limit profiles typically available in TI switch products similar to the TPS2065D. Many older designs have an output I vs V characteristic similar to the plot labeled Current Limit with Peaking in Figure 21. This type of limiting can be characterized by two parameters, the current limit corner (\( I_{OC} \)), and the short circuit current (\( I_{OS} \)). \( I_{OC} \) is often specified as a maximum value. The TPS2065D does not present noticeable peaking in the current limit, corresponding to the characteristic labeled Flat Current Limit in Figure 21. This is why the \( I_{OC} \) parameter is not present in Electrical Characteristics: \(-40^\circ C \leq T_J \leq 125^\circ C\).

![Figure 21. Current Limit Profiles](image-url)

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
Feature Description (continued)

8.3.5 FLT
The FLT open-drain output is asserted (active low) during an overload or overtemperature condition. A 9-ms deglitch on both the rising and falling edges avoids false reporting at start-up and during transients. A current limit condition shorter than the deglitch period clears the internal timer upon termination. The deglitch timer will not integrate multiple short overloads and declare a fault. This is also true for exiting from a faulted state. An input voltage with excessive ripple and large output capacitance may interfere with operation of FLT around $I_{OS}$ as the ripple drives the device in and out of current limit.

If the TPS2065D is in current limit and the overtemperature circuit goes active, FLT goes true immediately; however, the exiting this condition is deglitched. FLT is tripped just as the knee of the constant-current limiting is entered. Disabling the device clears an active FLT as soon as the switch turns off. FLT is high impedance when the device is disabled or in undervoltage lockout (UVLO).

8.3.6 Output Discharge
A 470-Ω (typical) output discharge dissipates stored charge and leakage current on OUT when the TPS2065D is in UVLO or disabled. The pulldown circuit loses bias gradually as $V_{IN}$ decreases, causing a rise in the discharge resistance as $V_{IN}$ falls towards 0 V. The output is be controlled by an external loadings when the device is in ULVO or disabled.

8.4 Device Functional Modes
There are no other functional modes.
9 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information
The TPS2065D current limited power switch uses N-channel MOSFETs in applications requiring continuous load current. The device enters constant-current mode when the load exceeds the current limit threshold.

9.2 Typical Application

Figure 22. Typical Application Schematic

9.2.1 Design Requirements
For this design example, use the following input parameters:
1. The TPS2065D operates from a 5 V±0.5 V rail.
2. What is the normal operation current, for example, the maximum allowable current drawn by portable equipment for USB 3.0 port is 900 mA, so the normal operation current is 900 mA, and the minimum current limit of power switch must exceed 900 mA to avoid false trigger during normal operation. For the TPS2065D device, target 1 A continuous output current application.
3. What is the maximum allowable current provided by up-stream power, the maximum current limit of power switch that must lower it to ensure power switch can protect the up-stream power when overload is encountered at the output of power switch. For the TPS2065D device, the maximum I_{OS} is 1.8 A.

9.2.2 Detailed Design Procedure
To begin the design process a few parameters must be decided upon. The designer needs to know the following:
1. Normal input operation voltage
2. Output continuous current
3. Maximum up-stream power supply output current
Typical Application (continued)

9.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, TI recommends placing a 0.1-µF or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling.

All protection circuits such as the TPS2065D has the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turnon). Theoretically, the peak voltage is 2× the applied. The second cause is due to the abrupt reduction of output short circuit current when the device turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the device output is shorted. Applications with large input inductance (for example, connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current limit speed of the device to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1 µF to 22 µF adjacent to the device input aids in both speeding the response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted.

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS2065D has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard applications, a 120 µF minimum output capacitance is required. Typically a 150-µF electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120 µF of capacitance, and there is potential to drive the output negative, then TI recommends a minimum of 10-µF ceramic capacitance on the output. The voltage undershoot should be controlled to less than 1.5 V for 10 µs.

9.2.3 Application Curves

![Figure 23. Output Rise / Fall 5 Ω](image1)

![Figure 24. Output Rise / Fall 100 Ω](image2)
Typical Application (continued)

Figure 25. Enable into Output Short

Figure 26. Pulsed Short Applied

Figure 27. Short Applied

Figure 28. Pulsed 1.45-A Load

Figure 29. 50-mΩ Short Circuit

Figure 30. Power Up – Enabled
Typical Application (continued)

Figure 31. Power Down – Enabled

$V_{IN} = 5 \text{ V}$  
$C_{OUT} = 150 \mu \text{F}$  
$R_{LOAD} = 7.5 \Omega$
10 Power Supply Recommendations

Design of the devices is for operation from an input voltage supply range of 4.5 V to 5.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.

11 Layout

11.1 Layout Guidelines

1. Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low inductance trace.
2. Place at least 10-µF low ESR ceramic capacitor near the OUT and GND pins, and make the connections using a low inductance trace.
3. The PowerPAD™ should be directly connected to PCB ground plane using wide and short copper trace.

11.2 Layout Example

![Layout Diagram]

Figure 32. DBV Package PCB Layout Example

11.3 Power Dissipation and Junction Temperature

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS2065D. The system designer can control choices of package, proximity to other power dissipating devices, and printed-circuit-board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical. The lower junction temperatures achieved by soldering the pad improve the efficiency and reliability of both device parts and the system. The following examples were used to determine the $\theta_{ja}$ Custom thermal impedances noted in Thermal Information. They were based on use of the JEDEC high-k circuit board construction (2 signal and 2 plane) with 4, 1-oz. copper weight, layers.

As shown in Equation 1, the following procedure requires iteration because power loss is due to the internal MOSFET $I^2 \times R_{DS(ON)}$, and $R_{DS(ON)}$ is a function of the junction temperature. As an initial estimate, use the $R_{DS(ON)}$ at 125°C from the Typical Characteristics, and the preferred package thermal resistance for the preferred board construction from the Thermal Information table.
Power Dissipation and Junction Temperature (continued)

\[ T_J = T_A + \left( I_{\text{OUT}}^2 \times R_{\text{DS(ON)}} \right) \times \theta_{JA} \]

where

- \( I_{\text{OUT}} \): rated OUT pin current (A)
- \( R_{\text{DS(ON)}} \): Power switch on-resistance at an assumed \( T_J \) (\( \Omega \))
- \( T_A \): Maximum ambient temperature (°C)
- \( T_J \): Maximum junction temperature (°C)
- \( \theta_{JA} \): Thermal resistance (°C/W)

If the calculated \( T_J \) is substantially different from the original assumption, estimate a new value of \( R_{\text{DS(ON)}} \) using the typical characteristic plot and recalculate.

If the resulting \( T_J \) is not less than 125°C, try a PCB construction and/or package with lower \( \theta_{JA} \).
12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources
The following links connect to TI community resources. Linked contents are provided “AS IS” by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## Packaging Information

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2065DDBVR</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>18OF</td>
<td>Samples</td>
</tr>
<tr>
<td>TPS2065DDBVT</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>18OF</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI’s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
## TAPE AND REEL INFORMATION

### TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>A0</th>
<th>Dimension designed to accommodate the component width</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

### REEL DIMENSIONS

- Reel Diameter
- Reel Width (W1)

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- Sprocket Holes
- User Direction of Feed
- Pocket Quadrants

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2065DBVR</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>TPS2065DBVT</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>180.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>Device</td>
<td>Package Type</td>
<td>Package Drawing</td>
<td>Pins</td>
<td>SPQ</td>
<td>Length (mm)</td>
<td>Width (mm)</td>
<td>Height (mm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------------</td>
<td>--------------</td>
<td>-----------------</td>
<td>------</td>
<td>------</td>
<td>-------------</td>
<td>------------</td>
<td>-------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPS2065DBVR</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPS2065DBVT</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*All dimensions are nominal
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO-170 Variation AA.
NOTES:  A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and implied warranties, the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for the purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO OWN OR LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designers may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.