

# Positive Voltage Intelligent Protection Device Hotswap Controller and I<sup>2</sup>C Current Monitor

Check for Samples: TPS2480, TPS2481

# **FEATURES**

- Programmable FET Power Limit
- External N-Channel FET Gate Drive
- Programmable Fault Timer
- Open Drain Power Good Output
- I<sup>2</sup>C monitoring of Current, Voltage and Power
- High Accuracy Current Monitoring (1% over temperature)
- Dynamic Calibration
- 9-V to 26-V Input Range

# **APPLICATIONS**

- Servers
- Hard Drives
- Storage Networks
- Base Stations

# DESCRIPTION

The TPS2480/81 are designed to minimize inrush into applications and protect both the load and the FET from over-current or short circuit events. They control an external N-channel MOSFET switch and provide accurate voltage, current, and power monitoring using a configurable 12 bit A/D converter via an I<sup>2</sup>C interface. The independently adjustable power limit and current limit ensure that the external MOSFET operates within the FET's Safe Operating Area (SOA).

The flexible design includes a Power Good output which can be used for sequencing as well as load fault indication. An external timer capacitor can set the fault time to help immunize the system from nuisance shutdowns during brief transient events.

The monitoring circuitry incorporates a high accuracy A/D converter which can be configured from a 9 to 13 bit converter. The internal gain of the A/D can be configured to scale the current, voltage and power readings to the needs of the application. An additional multiplying register calculates power in Watts. The  $I^2C$  interface uses multi-level addressing to allow up to 16 programmable addresses.

# Simplified Application Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **DESCRIPTION (CONT.)**

The TPS2480 and TPS2481 monitors shunts on buses that can vary from 9 V to 26 V and with a few external components it is possible to monitor buses as high as 80 V.

The monitoring circuitry uses a single 3-V to 5.5-V supply, drawing a maximum of 1 mA of supply current.

DEVICE	JUNCTION TEMPERATURE	PACKAGE	FUNCTION	MARKING	
TPS2480	-40°C to 125°C	PW20	Latch Off	TPS2480	
TPS2481	-40°C to 125°C	PW20	Auto Retry	TPS2481	

### **DEVICE INFORMATION**<sup>(1)</sup>

(1) For package and ordering information see the Package Option Addendum at the end of this document or see the TI Web site at www.ti.com.

# DISSIPATION RATINGS<sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

PACKAGE	θ <sub>JA</sub> HIGH K, °C/W	$ heta_{JA}$ (Air Flow) HIGH-k <sup>(4)</sup> , °C/W		
TPS2480	88.3	74.5		
TPS2481	88.3	74.5		

(1) Tested per JEDEC JESD51, natural convection. The definitions of high-k and low-k are per JESD 51-7 and JESD 51-3.

(2) Low-k (2 signal - no plane, 3 in. by 3 in. board, 0.062 in. thick, 1 oz. copper) test board with the pad soldered, and an additional 0.12 in.2 of top-side copper added to the pad.

(3) High-k is a (2 signal - 2 plane) test board with the pad soldered.

(4) The best case thermal resistance is obtained using the recommendations per SLMA002A (2 signal - 2 plane with the pad connected to the plane).

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VCC	Input voltage range	9		80	14
PROG	Input voltage range	0.4		4	V
V <sub>REF</sub>	Sourcing current	0		1	mA
VS	Input voltage range	3		5.5	V
$V_{\text{INP}}, V_{\text{INM}}$	Input voltage range <sup>(1)</sup>	0		24	v
T <sub>stg</sub>	Operating free air temperature	-40		85	ŝ
TJ	Operating junction temperature	-40		125	

(1) Hotswap circuits may experience voltage surges during events such as hotplug and output shorts. The maximum Recommended Operating Voltage is derated below the Absolute Maximum to allow for tolerance of protection devices (clamps). If the application does not have input surges, the TPS2480 may be used up to its Absolute Maximum Rating with no degradation of performance or reliability.



# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

over operating free-air temperature range (unless otherwise noted)

		UNIT	
Input voltage range, VCC, Sense, Enable, OUT	-0.3 to 100		
Supply voltage, V <sub>S</sub>	GND - 0.3 to 6		
Input voltage, common mode, VINP, VINM	GND- 0.3 to + 26		
Input voltage, differential, VINP, VINM	-26 to + 26	V	
Input voltage range, PROG	-0.3 to 6		
Output voltage range, GATE, PG	-0.3 to 100		
Output voltage range, TIMER, VREF	-0.3 to 6		
Sink current, PG	10		
Source current, VREF	0 to 2	mA	
Sink current, PROG	2	_	
SDA	GND- 0.3 to + 6.0	M	
SCL	GND- 0.3 to VS + 0.3	v	
Current into SDA, SCL, VS, VINP, VINM, A0, A1, GNDB	5	mA	
Open drain digital output current	10	IIIA	
ESD rating, HBM	2 k	M	
ESD rating, CDM	500	v	
Operating junction temperature range, T <sub>J</sub> - 40 to + 125		°C	
Storage temperature range, T <sub>stg</sub>	- 40 to 150		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND unless otherwise stated.

(3) Do not apply voltage to these pins.

SLUS939B - APRIL 2010-REVISED DECEMBER 2010



www.ti.com

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Cu	rrent (VCC)					
	Enabled	$V_{EN} = Hi V_{SENSE} = V_{OUT} = V_{VCC}$		450	1000	•
IVCC	Disabled	$V_{EN} = Lo V_{SENSE} = V_{VCC} = V_{OUT} = 0$		90	250	μA
	Quiescent current	operating		0.7	1.0	mA
IVS	Quiescent current	Power down mode		6	15	μA
V <sub>POR</sub>	Power On reset threshold			2		V
Current Se	nse Input (SENSE)					
I <sub>SENSE</sub>	Input bias current	$V_{SENSE} = V_{VCC} V_{OUT} = V_{VCC}$		7.5	20	μA
Reference	Voltage Output (VREF)	·				
V <sub>REF</sub>	Reference voltage	0 < I <sub>VREF</sub> < 1 mA	3.9	4	4.1	V
Power Lim	iting Input (PROG)	·	1	1		
I <sub>PROG</sub>	Input bias current; device enabled; sourcing or sinking	0 < V <sub>PROG</sub> < 4 V V <sub>EN</sub> = 48 V			5	μΑ
R <sub>PROG</sub>	Pulldown resistance; device disabled	I <sub>PROG</sub> = 200 μA; V <sub>EN</sub> = 0 V		375	600	Ω
Power Lim	iting and Current Limiting (SE	NSE)	1	1		
V <sub>CL</sub>	Current sense threshold V(VCC-SENSE) with power limiting trip	$V_{PROG} = 2.4 \text{ V}; V_{OUT} = 0 \text{ V or } V_{PROG} = 0.9 \text{ V}; V_{OUT} = 30 \text{ V}; V_{VCC} = 48 \text{ V}$	17	25	33	
V <sub>SENSE</sub>	Current sense threshold V(VCC-sense) without power limiting trip	V <sub>PROG</sub> = 4 V; V <sub>SENSE</sub> = V <sub>OUT</sub>	45	50	55	mv
t <sub>F_TRIP</sub>	Large overload response time to GATE low	$ \begin{array}{l} V_{PROG} = 4 \ V; \ V_{OUT} = V_{SENSE}; \ V_{(VCC\text{-}SENSE)}\text{: } 0 \\ rising to 200 \ mV; \ C_{(GATE\text{-}OUT)} = 2 \ nF; \ V_{(GATE\text{-}OUT)} = \\ 1 \ V \end{array} $			1.2	μS
Timer Ope	ration (TIMER)	*	•	•		
		V <sub>TIMER</sub> = 0 V	15.0	25.0	34.0	
ISOURCE	Charge current (sourcing)	$V_{TIMER} = 0 V; T_J = 25^{\circ}C$	20.0	25.0	30.0	^
	Discharge surgest (sighing)	V <sub>TIMER</sub> = 5 V	1.50	2.5	3.70	μΑ
ISINK	Discharge current (sinking)	$V_{TIMER} = 5 \text{ V}; \text{ T}_{J} = 25^{\circ}\text{C}$	2.10	2.5	3.10	
	TIMER upper threshold voltage		3.9	4.0	4.1	
	TIMER lower reset threshold voltage	TPS2481 only	0.96	1.0	1.04	V
D <sub>RETRY</sub>	Fault retry duty cycle	TPS2481 only	0.5%	0.75%	1.0%	
Gate Drive	Output (GATE)					
I <sub>GATE</sub>	GATE sourcing current	V <sub>SENSE</sub> = VVCC; V(GATE-OUT) = 7 V; VEN = Hi	15	22	35	μA
	GATE sinking current	$V_{EN} = Lo; V_{GATE} = V_{VCC}$	1.8	2.4	2.8	m۸
		$V_{EN} = Hi; V_{GATE} = V_{VCC}; V_{(VCC-SENSE)^3} 200 \text{ mV}$	75	125	250	ША
V <sub>GATE-OUT</sub>	GATE output voltage		12		16	V
t <sub>D_ON</sub>	Propagation delay: EN going true to GATE output high	$V_{EN}$ = 0 $\rightarrow$ 2.5 V, 50% of $V_{EN}$ to 50% of $V_{GATE},$ $V_{OUT}$ = $V_{VCC},~R_{(GATE-OUT)}$ = 1 MOhm		25	40	
t <sub>D_OFF</sub>	Propagation delay: EN going false (0 V) to GATE output low			0.5	1	μS
	Propagation delay: TIMER expires to GATE output low	$ \begin{array}{l} V_{TIMER} : 0 \rightarrow 5 \text{ V}, \ t_{RISE} < 0.1 \ \mu\text{s}. \ 50\% \ of \ V_{TIMER} \ to \\ 50\% \ of \ V_{GATE}, \ V_{OUT} = V_{CC} \ , \ R_{(GATE-OUT)} = 1 \ M\Omega, \end{array} $		0.8	1	



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Power Goo	od Output (PG)					
N/		I <sub>PG</sub> = 2 mA		0.1	0.25	
V <sub>PG_L</sub>	Low voltage (sinking)	I <sub>PG</sub> = 4 mA		0.25	0.5	
V <sub>PGTL</sub>	PG threshold voltage; VOUT rising; PG goes open drain	$V_{SENSE} = V_{VCC}$ ; measure $V_{(VCC-OUT)}$	0.8	1.25	1.7	V
V <sub>PGTH</sub>	PG threshold voltage; VOUT falling; PG goes low	$V_{SENSE} = V_{VCC}$ ; measure $V_{(VCC-OUT)}$	2.2	2.7	3.2	v
V <sub>HYST_PG</sub>	PG threshold hysteresis voltage; V(SENSE-OUT)	V <sub>SENSE</sub> = V <sub>VCC</sub>		1.4		
t <sub>DPG</sub>	PG deglitch delay; detection to output; rising and falling edges	V <sub>SENSE</sub> = V <sub>VCC</sub>	5	9	15	ms
	Leakage current; PG false;	open drain			10	μA
Output Vo	tage Feedback Input (OUT)					
	Bias current	$V_{OUT} = V_{VCC}$ , $V_{EN} = Hi$ ; sinking		8	20	
OUT	Dias current	$V_{OUT} = GND; V_{EN} = Lo;$ sourcing		18	40	μΑ
Enable Inp	ut (EN)					
V <sub>EN_H</sub>	Threshold VEN going high		1.32	1.35	1.38	V
V <sub>EN_L</sub>	Threshold VEN going low		1.20	1.25	1.30	v
	VEN hysteresis			100		mV
	Leakage current	V <sub>EN</sub> = 30 V			1	μA
Input Supp	bly UVLO (VCC)					
	V <sub>VCC</sub> turn on	Rising		8.4	8.8	V
	V <sub>VCC</sub> turn off	Falling	7.2	8.3		v
	Hysteresis			75		mV
Digital Inp	uts (SDA in input mode, SCL,	A0, A1 )				
C <sub>IN</sub>	Input capacitance			3		pF
I <sub>LEAKAGE</sub>	Input leakage current	$0 < V_{IN} < V_{S}$		0.1	1	μA
V <sub>IN HI</sub>	Logic Hi input level			0.7(V <sub>S</sub> )	6	
V <sub>INLO</sub>	Logic low input level		-0.3	0.3(V <sub>S</sub> )		V
V <sub>HYS</sub>	Hysteresis			0.5		
Open Drai	n Digital Output (SDA)					
V <sub>LO</sub>	SDA Low Output	Sinking 5 mA		0.15	0.4	V
I <sub>LEAKAGE</sub>	High level leakage current	$V_{OUT} = V_S$		0.1	1.0	μA



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input						
		PGA = x 1	0		±40	
	Full-scale current sense	PGA = x 2	0		±80	m\/
	(input) voltage range	PGA = x 4	0		±160	IIIV
		PGA = x 8	0		±320	
	Bus voltage (input voltage)	BRNG = 1	0		32	V
	range	BRNG = 0	0		16	v
	Common-mode rejection CMRR	VIN+ = 0 V to 26 V	100	120		dB
		PGA = x 1		±10	±100	
	land the start	PGA = x 2		±20	±125	Ň
N/	input onset	PGA = x 4		±30	±150	μV
VOS		PGA = x 8		±40	±200	
	Temp stability			0.1		μV/°C
	PSRR	VS = 3 V to 5.5 V		10		μV/V
0	CSA gain error			±0.04%		
Gain <sub>CSA</sub>	Temp stability			10		ppm
I <sub>VNP</sub>	Leaved being a summary of	A stine words		20		μA
I <sub>VINM</sub>	Input bias current	Active mode		20    320		μA    kΩ
ILEAKAGE	I <sub>VNP</sub> , I <sub>VINM</sub>	Power down mode, leakage input current		0.1	±0.5	μΑ
A/D Conve	erter					
Chan Cine	4100	Shunt voltage		10		μV
Step Size	1 LSB	Bus voltage		4		mV
Current Accuracy	Current measurement	Error		±0.2%	±0.5%	
	Temp drift	Over full range			±1.0%	
Voltage Accuracy	Bus voltage measurement	Error		±0.2%	±0.5%	
	Temp drift ( -25°C to 85°C )	Over full range			±1.0%	
		12 Bit		532	586	
-	Conversion time	11 Bit		276	304	μs
CONV	Conversion time	10 Bit		148	163	
		9 Bit		84	92	
TLOWCONV	Conversion time	Minimum A/D conversion time	4			Ĩ



# **DEVICE INFORMATION**

## **Functional Block Diagram**



TEXAS INSTRUMENTS

www.ti.com

# **Register Block Diagram**









FUNCTION	TPS2480/81	DESCRIPTION		
SDA	1	I <sup>2</sup> C Data Line		
SCL	2	I <sup>2</sup> C Clock		
NC	3	Tie to GND or float		
VS	4	Power input to the I <sup>2</sup> C block, 3.3 V to 5 V		
NC	5	No connection, tie to GND or float		
EN	6	Device enable		
VREF	7	Reference voltage output, used to set power threshold on PROG pin		
PROG	8	Power-limit setting input		
TIMER	9	Fault timing capacitor		
GND	10	GND		
PG	11	Power good reporting output, open-drain		
OUT	12	Output voltage feedback		
GATE	13	Gate output		
SENSE	14	Current-limit sense input		
VCC	15	Main power supply input to device and FET		
GND	16	GND		
VINP	17	Positive differential shunt voltage. Connect to positive side of shunt resistor		
VINM	18	Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured from this pin to GND		
A1	19	Address pin. Table 2 shows pin settings and corresponding addresses.		
A0	20	Address pin. Table 2 shows pin settings and corresponding addresses.		

TPS2480 TPS2481 SLUS939B – APRIL 2010– REVISED DECEMBER 2010 Texas Instruments

www.ti.com

# **Pin Description**

**A0, A1:** Address pins for setting the TPS2480 I<sup>2</sup>C address. These bits can be tied to one of four pins (GND, SDA, SCL, VS) which gives a total of 16 different address as shown in Table 2.

**EN:** The GATE driver is enabled if the positive threshold is exceeded and the internal POR and UVLO thresholds have been satisfied. EN can be used as a logic control input, an analog input voltage monitor as illustrated by R1/R2 in the Functional Block Diagram, or it can be tied to VCC to always enable the TPS2480/81. The hysteresis associated with the internal comparator makes this a stable method of detecting a low input condition and shutting the downstream circuits off. A TPS2480 that has latched off can be reset by cycling EN below its negative threshold and back high.

**GATE:** Provides the high side (above VCC) gate drive for the external FET. It is controlled by the internal gate drive amplifier, which provides a pull-up of 22  $\mu$ A from an internal charge pump and a strong pull-down to ground of 75 mA (min). The pull-down current is a non-linear function of the amplifier overdrive; it provides small drive for small overloads, but large overdrive for fast reaction to an output short. There is a separate pull-down of 2 mA to shut the external FET off when EN or UVLO causes this to happen. An internal clamp protects the gate of the external FET (to OUT) and generally eliminates the need for an external clamp in almost all cases for devices with 20-V V<sub>GS(max)</sub> ratings; an external Zener may be required to protect the gate of devices with V<sub>GS(max)</sub> < 16 V. A small series resistance of 10  $\Omega$  should be inserted in the gate lead if the C<sub>ISS</sub> of the external FET > 200 pF, otherwise use 33  $\Omega$  for small MOSFETs. A capacitor can be connected from GATE to ground to create a slower inrush with a constant current profile without affecting the amplifier stability. Add a series resistor of about 1 k $\Omega$  to the gate capacitor to maintain the gate clamping and current limit response time.

**GND:** This pin is connected to system ground.

**OUT:** This input pin is used by the constant power engine and the PG comparator to measure  $V_{DS}$  of the external FET as  $V_{(SENSE-OUT)}$ . Internal protection circuits leak a small current from this pin when it is low. If the load circuit can drive OUT below ground, connect a clamp (or freewheel) diode from OUT (cathode) to GND (anode).

**PG:** This open-drain output is intended to interface to downstream dc/dc converters or monitoring circuits. PG goes open-drain (high voltage with a pull-up) after  $V_{DS}$  of the external FET has fallen to about 1.25 V and a 9-ms deglitch time period has elapsed. PG is false (low or low resistance to ground) whenever EN is false,  $V_{DS}$  of the external FET is above 2.7 V, or UVLO is active. PG can also be viewed as having an input and output voltage monitor function. The 9-ms deglitch circuit operates to filter short events that could cause PG to go inactive (low) such as a momentary overload or input voltage step.  $V_{PG}$  voltage can be greater than  $V_{VCC}$  because its ESD protection is only with respect to ground.

**PROG:** The voltage applied to this pin (0.4 V to 4.0 V) programs the power limit used by the constant power engine. Normally, a resistor divider R3/R4 is connected from VREF to PROG to set the power limit according to the following equation:

$$V_{PROG} = \frac{P_{LIM}}{(10 \times I_{LIM})}$$
(1)

where  $P_{LIM}$  is the desired power limit of the external FET and  $I_{LIM}$  is the current limit setpoint (see SENSE).  $P_{LIM}$  is determined by the desired thermal stress on the external FET:

$$\mathsf{P}_{\mathsf{LIM}} < \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{S}(\mathsf{max})}}{\mathsf{R}_{\theta \mathsf{JC}(\mathsf{max})}}$$
(2)

where  $T_{J(max)}$  is the maximum desired transient junction temperature of the external FET and  $T_{S(max)}$  is the maximum case temperature prior to a start or restart.

 $V_{PROG}$  is used in conjunction with  $V_{DS}$  to compute the (scaled) current,  $I_{D\_ALLOWED}$ , by the constant power engine.  $I_{D\_ALLOWED}$  is compared by the gate amplifier to the actual  $I_D$ , and used to generate a gate drive. If  $I_D < I_{D\_ALLOWED}$ , the amplifier turns the gate of the external FET full on because there is no overload condition; otherwise GATE is regulated to maintain the  $I_D = I_D ALLOWED$  relationship. A capacitor may be tied from PROG to



ground to alter the natural constant power inrush current shape. If properly designed, the effect is to cause the leading step of current in Figure 12 to look like a ramp. PROG is internally pulled to ground whenever EN, POR, or UVLO are not satisfied or the TPS2480 is latched off. This feature serves to discharge any capacitance connected to the pin. Do not apply voltages greater than 4 V to PROG. If the constant power limit is not used, PROG should be tied to VREF through a 47-k $\Omega$  resistor.

**SCL:** This pin is the clock input for the I<sup>2</sup>C interface.

**SDA:** This pin is the data input for the  $I^2C$  interface.

**SENSE:** Monitors the voltage at the drain of the external FET, and the downstream side of  $R_S$  providing the constant power limit engine with feedback of both the external FET current ( $I_D$ ) and voltage ( $V_{DS}$ ). Voltage is determined by the difference between SENSE and OUT, while the current analog is the difference between VCC and SENSE. The constant power engine uses  $V_{DS}$  to compute the allowed  $I_D$  and is clamped to 50 mV, acting like a traditional current limit at low  $V_{DS}$ . The maximum current limit is set by the following equation:

$$I_{\text{LIM}} = \frac{50\text{mV}}{\text{R}_{\text{s}}}$$
(3)

Design the connections to SENSE to minimize  $R_S$  voltage sensing errors. Don't drive SENSE to a large voltage difference from VCC because it is internally clamped to VCC. The current limit function can be disabled by connecting SENSE to VCC.

**TIMER:** An integrating capacitor,  $C_T$ , connected to the TIMER pin provides a timing function that controls the fault-time for both versions and the restart interval for the TPS2481. The timer charges at 25  $\mu$ A whenever the TPS2480/81 is in power limit or current limit and discharges at 2.5  $\mu$ A otherwise. The charge-to-discharge current ratio is constant with temperature even though there is a positive temperature coefficient to both. If TIMER reaches 4 V, the TPS2480 pulls GATE to ground, latches off, and discharges C<sub>T</sub>. The TPS2491 pulls GATE to ground and attempt a restart (re-enable GATE) after a timing sequence consisting of discharging C<sub>T</sub> down to 1 V followed by 15 more charge and discharge cycles. The TPS2480 can be reset by either cycling the EN pin or the UVLO (e.g. power cycling). TIMER discharges when EN is low or UVLO or POR are active. The TIMER pin should be tied to ground if this feature is not used. The general equation for fault retry time as a function of C<sub>T</sub> is:

$$T_{\rm F} = C_{\rm T} \times 1347 \times 10^6$$

**VCC:** This pin is associated with three functions:

1. biasing power to the integrated circuit,

2. input to power on reset (POR) and under voltage lockout (UVLO) functions, and

3. voltage sense at one terminal of  $R_S$  for the external FET current measurement.

The voltage must exceed the POR (about 6 V for roughly 400 ms) and the internal UVLO (about 8 V) before normal operation (driving the GATE) may begin. Connections to VCC should be designed to minimize  $R_S$  voltage sensing errors and to maximize the effect of C1 and D1; place C1 at  $R_S$  rather than at the device pin to eliminate transient sensing errors. GATE, PROG, PG, and TIMER are held low when either UVLO or POR are active.

**VINM:** This pin is Kelvin connected to the negative (load) side of the current sensing resistor. It will appear to external circuitry as a  $20-\mu$ A sink in parallel with a  $320-k\Omega$  resistor to GND.

**VINP:** This pin is Kelvin connected to the positive (source) side of the current sensing resistor. It will typically sink  $\sim 20 \ \mu$ A.

**VS:** Power source for the logic and  $I^2C$  interface. Typically between 3 V and 5 V.

**VREF:** Provides a 4.0-V reference voltage for use in conjunction with the resistor divider of a typical application circuit to set the voltage on the PROG pin. The reference voltage is available once the internal POR and UVLO thresholds have been met. It is not designed as a supply voltage for other circuitry, therefore ensure that no more than 1 mA is drawn. Although not typically required, up to 1000 pF can be placed on this pin.

(4)

# TPS2480 TPS2481 SLUS939B – APRIL 2010– REVISED DECEMBER 2010

TEXAS INSTRUMENTS

www.ti.com













ADC BUS VOLTAGE OFFSET vs TEMPERATURE



INTEGRAL NONLINEARITY vs INPUT VOLTAGE









# **APPLICATION INFORMATION**

# **Basic Operation**

The TPS2480/81 provides all the features needed for a positive hotswap controller.

These features include:

- 1. Under-voltage lockout;
- 2. Adjustable (system-level) enable;
- 3. Turn-on inrush limit;
- 4. High-side gate drive for an external N-channel MOSFET;
- 5. MOSFET protection (power limit and current limit);
- 6. Adjustable overload timeout (also called an electronic circuit breaker);
- 7. Charge-complete indicator for downstream converter sequencing; and
- 8. Optional automatic restart mode.

The TPS2480/81 features superior power-limiting, MOSFET protection that allows independent control of current limit (to set maximum full-load current), power limit and overload time (to keep FET in its SOA), and overload time (to control case temperature rise). The typical application circuit, and oscilloscope plots of Figure 12 and Figure 16 demonstrate many of the functions described above.

## Board Plug-In (Figure 12)

Only the bypass capacitor charge current and small bias currents are evident when a board is first plugged in. The TPS2480/81 is held inactive, and GATE, PROG, TIMER, and PG are held low for less than 1 ms while internal voltages stabilize, then GATE, PROG, TIMER, and PG are released and the part begins sourcing current to the GATE pin and the external FET begins to turn on while the voltage across it,  $V_{(SENSE-OUT)}$ , and current through it,  $V_{(VCC-SENSE)}$ , are monitored. Current initially rises to the value which satisfies the power limit engine ( $P_{LIM}$ + $V_{VCC}$ ) since the output capacitor was discharged.



#### TIMER and PG Operation (Figure 12)

The TIMER pin charges  $C_T$  as long as limiting action continues, and discharges at a 1/10 charge rate when limiting stops. If the voltage on  $C_T$  reaches 4 V before the output is charged, the external FET is turned off and either a latch-off or restart cycle commences, depending on the part type. The open-drain PG output provides a deglitched end-of-charge indication which is based on the voltage across the external FET. PG is useful for preventing a downstream DC-to-DC converter from starting while  $C_O$  is still charging. PG goes active (open drain) about 9 ms after  $C_O$  is charged. This delay allows the external FET to fully turn on and any transients in the power circuits to end before the converter starts up. The resistor pull-up shown on pin PG in the typical application diagram only demonstrates operation; the actual connection to the converter depends on the application. Timing can appear to terminate early in some designs if operation transitions out of the power limit mode into a gate charge limited mode at low V<sub>DS</sub> values.



Figure 12. Basic Board Insertion

SLUS939B - APRIL 2010-REVISED DECEMBER 2010



# Action of the Constant Power Engine (Figure 13)

The calculated power dissipated in the external FET,  $V_{DS} \times I_D$ , is computed under the same startup conditions as Figure 12. The current of the external FET, labeled  $I_{IN}$ , initially rises to the value that satisfies the constant power engine; in this case it is 54 W / 48 V = 1.1 A. The 54-W value is programmed into the engine by setting the PROG voltage using Equation 1.  $V_{DS}$  of the external FET, which is calculated as  $V_{(SENSE-OUT)}$ , falls as  $C_O$  charges, thus allowing the the external FET drain current to increase. This is the result of the internal constant power engine adjusting the current limit reference to the GATE amplifier as  $C_O$  charges and  $V_{DS}$  falls. The calculated device power in Figure 13, labeled MOSFET POWER, is seen to be flat-topped and constant within the limitations of circuit tolerance and acquisition noise. A fixed current limit is implemented by clamping the constant power engine output to 50 mV when  $V_{DS}$  is low. This protection technique can be viewed as a specialized form of foldback limiting; the benefit over linear foldback is that it yields the maximum output current from a device over the full range of  $V_{DS}$  and still protects the device.



Figure 13. Computation of the External FET Stress During Startup



### Response to a Hard Output Short (Figure 14 and Figure 15)

Figure 14 shows the short circuit response over the full time-out period. This begins when the output voltage falls and ends when the external FET is turned off. The external FET current is actively controlled by the power limiting engine and gate amplifier circuit while the TIMER pin charges  $C_T$  to the 4-V threshold. Once this threshold is reached, the TPS2480/81 disable and latch off the external FET. The TPS2480 remains latched off until either the input voltage drops below the UVLO threshold or EN cycles through the false (low) state. The TPS2481 will attempt a restart after going through a timing cycle.



Figure 14. Current Limit Overview





SLUS939B - APRIL 2010-REVISED DECEMBER 2010

The TPS2480/81 responds rapidly to the short circuit as seen in Figure 15. The falling OUT voltage is the result of the external FET and  $C_O$  currents through the short circuit impedance. The internal GATE clamp causes the GATE voltage to follow the output voltage down and subsequently limits the negative V<sub>DS</sub> to 1.2 V. The rapidly rising fault current overdrives the GATE amplifier causing it to overshoot and rapidly turn the external FET off by sinking current to ground. The external FET slowly turns back on as the GATE amplifier recovers; the external FET then settles to an equilibrium operating point determined by the power limiting circuit.



Figure 15. Current Limit Onset

Minimal input voltage overshoot appears in Figure 15 because a local  $100-\mu$ F bypass capacitor and very short input leads were used. The input voltage would overshoot as the input current abruptly drops in a typical application due to the stored energy in the input distribution inductance. The exact waveforms seen in an application depend upon many factors including parasitics of the voltage distribution, circuit layout, and the short itself.



#### Automatic Restart (Figure 16)

The TPS2481 automatically initiates a restart after a fault has caused it to turn off the external FET. Internal control circuits use  $C_T$  to count 16 cycles before re-enabling the external FET. This sequence repeats if the fault persists. The TIMER has a 1:10 charge-to-discharge current ratio, and uses a 1-V lower threshold. The fault-retry duty cycle specification quantifies this behavior. This small duty cycle often reduces the average short-circuit power dissipation to levels associated with normal operation and reduces the need for additional protection devices.



Figure 16. TPS2480/81 Restart Cycle Timing

TPS2480 TPS2481

SLUS939B - APRIL 2010-REVISED DECEMBER 2010

TEXAS INSTRUMENTS

www.ti.com

# Low Voltage Application Design Example

The following example illustrates the design and component selection process for a 12-V, 40-A hotswap application. Figure 17 shows the application circuit for this design example.



Figure 17. TPS2480/81 Low Voltage Design Example Schematic



# 1. Choose R<sub>s</sub>

The following equation includes a factor of 1.2 (20%) for  $V_{\text{SENSE}}$  and  $R_{\text{S}}$  tolerance along with some additional margin.

$$R_{s} = \frac{V_{sense}}{1.2 \times I_{LIMIT}} = \frac{50 \text{mV}}{1.2 \times 40 \text{A}} = 1.042 \text{m}\Omega$$
<sup>(5)</sup>

Choose R<sub>S</sub> = 1 mΩ

$$I_{\text{LIMIT(MAX)}} = \frac{V_{\text{SENSE(MAX)}}}{R_{\text{S}}} = \frac{55mV}{1m\Omega} = 55A$$
(6)

$$R_{s}Power = I_{\text{LIMIT}(\text{MAX})}^{2} \times R_{s} = 55A^{2} \times 1m\Omega = 3.025W$$
(7)

Multiple sense resistors in parallel should be considered.

## 2. Choose M1

Select the M1 V<sub>DS</sub> rating allowing for maximum input voltage and transients. Then select an operating R<sub>DSON</sub>, package, and cooling to control the operating temperature. Most manufacturers list R<sub>DSON(MAX)</sub> at 25°C and provide a derating curve from which values at other temperatures can be derived. The next equation can be used to estimate desired R<sub>DSON(MAX)</sub> at the maximum operating junction temperature of T<sub>J(MAX)</sub>. (usually 125°C). T<sub>A(MAX)</sub> is the maximum expected ambient temperature.

$$T_{J(MAX)} = 125C, T_{A(MAX)} = 50C, R_{\theta JA} = 10 \frac{C}{W}, I_{LIMIT(NOM)} = 50A$$

$$R_{DSON(MAX)} = \frac{T_{J(MAX)} - T_{A(MAX)}}{R_{\theta JA} \times I_{LIMIT(NOM)}^{2}} = \frac{125C - 50C}{10 \frac{C}{W} \times (50A)^{2}} = 3m\Omega$$
(8)
(9)

The junction-to-ambient thermal resistance  $R_{\theta JA}$ , depends upon the package style chosen and the details of heat-sinking and cooling including the PCB. Actual "in-system" temperature measurements will be required to validate heat-sinking and cooling performance.

SLUS939B - APRIL 2010-REVISED DECEMBER 2010

TPS2480

**TPS2481** 

# 3. Choose the Power Limit P<sub>LIM</sub> and the PROG Resistors, R<sub>PROG1</sub> and R<sub>PROG2</sub>

M1 dissipates large amounts of power during power-up or output short circuit. Power limit,  $P_{LIM}$  should be set to prevent M1 die temperature from exceeding a short term maximum temperature,  $T_{J(MAX2)}$ . Short term  $T_{J(MAX2)}$  may be set as high as 150°C while still leaving ample margin for the typical manufacturer's rating of 175°C.  $P_{LIM}$  can be estimated as follows:

$$T_{J(MAX2)} = 150C, T_{A(MAX)} = 50C, R_{\theta CA} = 9.8 \frac{C}{W}, R_{\theta JC} = 0.2 \frac{C}{W}, R_{DS(on)} = 1.18m\Omega$$

$$P_{LIM} = \frac{0.7^* (T_{J(MAX2)} - R_{\theta CA} \times I_{LIMIT(NOM)}^2 \times R_{DSON} - T_{A(MAX)})}{R_{\theta JC}} = 249W$$
(11)

Where  $R_{\theta CA}$  is M1+PCB case-to-ambient thermal resistance,  $R_{\theta JC}$  is M1 junction-to-case thermal resistance,  $R_{DS(on)}$  is M1 channel resistance at the maximum operating temperature, and the factor of 0.7 accounts for the tolerance of the constant power engine. The maximum power limit for the constant power engine,  $P_{LIM(MAX)}$  and nominal power  $P_{OUT(nom)}$  settings for this circuit are calculated with the next equation:

$$V_{\text{REF}} = 4V, R_{\text{S}} = 1m\Omega, V_{\text{OUT(NOM)}} = 12V, I_{\text{LIMIT(NOM)}} = 50A$$
(12)

$$\mathsf{P}_{\mathsf{LIM}(\mathsf{MAX})} = \frac{1\mathsf{V} \times \mathsf{V}_{\mathsf{REF}}}{2 \times R_{\mathsf{S}}} = 2kW \tag{13}$$

$$\mathsf{P}_{\mathsf{OUT}(\mathsf{NOM})} = \mathsf{V}_{\mathsf{OUT}(\mathsf{NOM})} \times \mathsf{I}_{\mathsf{LIMIT}(\mathsf{NOM})} = 12V \times 50A = 600W \tag{14}$$

The PROG resistors should be chosen using the smallest of  $P_{LIM}$ ,  $P_{LIM(MAX)}$ , or  $P_{LIM(MAX)}$  values. Choose  $R_{PROG2}$  = 20 k $\Omega$ . Choose  $R_{PROG1}$  as shown below.

$$V_{\text{PROG}} = \frac{2 \times P_{\text{LIM}(\text{ACT})} \times R_{\text{S}}}{1 \text{V}} = \frac{2 \times 249 \text{W} \times 1 \text{m}\Omega}{1 \text{V}} = 0.498 \text{V}$$
<sup>(15)</sup>

$$R_{PROG1} = R_{PROG2} \times \left(\frac{V_{REF}}{V_{PROG}} - 1\right) = 140.6 k\Omega$$
<sup>(16)</sup>

• Choose  $R_{PROG1} = 140 \text{ k}\Omega$ 

The power and current limit curve for this configuration is shown in Figure 18.



Figure 18. TPS2480/81 Power and Current Limit Curve



# 4. Choose the Timer Capacitor, $C_T$ and Turn On Time

The turn on time  $t_{ON}$ , represents the time it takes the circuit to charge up the output capacitance  $C_O$  and load.  $C_T$  programs the fault time and should be chosen so that the fault timer does not terminate prior to completion of start up. The turn on time is a function of the type of control; current limit, power limit, or dV/dt control. The next equation calculates  $t_{ON}$  for both the power limit and current limit cases and assumes that only  $C_O$  draws current during startup.

For 
$$P_{\text{LIM(ACT)}} < V_{\text{VCC(MAX)}} \times I_{\text{LIMIT(NOM)}}$$
:  $t_{ON} = \frac{C_O \times P_{\text{LIM(ACT)}}}{2 \times I_{\text{LIMIT(NOM)}}^2} + \frac{C_O \times V_{\text{VCC(MAX)}}^2}{2 \times P_{\text{LIM(ACT)}}}$  (17)

For 
$$P_{\text{LIM(ACT)}} \ge V_{\text{VCC(MAX)}} \times I_{\text{LIMIT(NOM)}}$$
:  $t_{ON} = \frac{C_{O} \times V_{\text{VCC(MAX)}}}{I_{\text{LIMIT(NOM)}}}$  (18)

$$t_{ON} = \frac{C_{O} \times P_{\text{LIM(ACT)}}}{2 \times I_{\text{LIMIT(NOM)}}^{2}} + \frac{C_{O} \times V_{\text{VCC(MAX)}}^{2}}{2 \times P_{\text{LIM(ACT)}}} = \frac{1000 \,\mu F \times 249 W}{2 \times 50^{2} A} + \frac{1000 \,\mu F \times 13.5 V^{2}}{2 \times 249 W} = 416 \,\mu s$$
<sup>(19)</sup>

The next equation allows  $C_T$  to be selected assuming that only  $C_O$  draws current during startup. TPS2480/81 timer current source and capacitor tolerances are accounted for.

$$C_{T} = \frac{I_{\text{SOURCE(MAX)}}}{V_{\text{TMR-TH(MAX)}}} \times t_{ON} \times (1 + C_{\text{O-TOL}} + C_{\text{T-TOL}})$$

$$C_{T} = \frac{34\mu A}{4.1V} \times 416\mu s \times (1 + 0.2 + 0.1) = 4.48nF$$
(21)

Choose C<sub>T</sub> = 0.01 μF

# 5. Choose the Turn On Voltage, $V_{ON}$ and the EN Resistors, $R_{EN1}$ and $R_{EN2}$

When the EN pin is used as an analog control, the desired turn on voltage,  $V_{ON}$  can be used to select the EN resistors. Select  $R_{EN1}$  and  $R_{EN2}$  taking into account device leakage currents. Choose  $R_{EN2} = 10 \text{ k}\Omega$ .

$$R_{EN1} = R_{EN2} \times \left(\frac{V_{ON}}{V_{EN_{-}H(MAX)}} - 1\right) = 55.22k\Omega$$
(22)

Choose R<sub>EN2</sub> = 54.9 kΩ

The actual turn on and turn off voltages, VON(ACT) and VOFF(ACT) can be calculated as follows:

$$V_{ON} = V_{\text{EN}_{\text{H}}(\text{MAX})} \times \frac{R_{EN1} + R_{EN2}}{R_{EN2}}, V_{OFF} = V_{\text{EN}_{\text{L}}(\text{MIN})} \times \frac{R_{EN1} + R_{EN2}}{R_{EN2}}$$
(23)

$$V_{ON} = 1.38V \times \frac{54.9k\Omega + 10k\Omega}{10k\Omega} = 8.96V$$
(24)

$$V_{OFF} = 1.22V \times \frac{54.9k\Omega + 10k\Omega}{10k\Omega} = 7.92V$$
(25)

#### Copyright © 2010, Texas Instruments Incorporated

TPS2481

SLUS939B -APRIL 2010-REVISED DECEMBER 2010

TPS2480 TPS2481 SLUS939B – APRIL 2010– REVISED DECEMBER 2010



www.ti.com

### **Alternative Inrush Designs**

### Gate Capacitor (dV/dt) Control

The TPS2480/81 can be configured to provide a linear dV/dt turn on characteristic. The load capacitor charging current  $I_{CHARGE}$ , is controlled by a single capacitor from the GATE terminal to ground. M1 operates as a source follower (following the gate voltage) in this implementation. Choose a charge time,  $t_{ON}$ , based on the load capacitor,  $C_O$  input voltage  $V_I$ , and desired charge current. When power limiting is used ( $V_{PROG} < V_{REF}$ ) choose  $I_{CHARGE}$  to be less than  $P_{LIM} / V_{VCC}$  to prevent the fault timer from starting. The fault timer starts only if power or current limit is invoked.

$$t_{ON} = \frac{C_O \times V_{VCC}}{I_{CHARGE}}$$
(26)

Use the following equation to select the gate capacitance,  $C_G$ .  $C_{ISS}$  is the gate capacitance of M1, and  $I_{GATE}$  is the TPS2480/81 nominal gate charge current. As shown in Figure 17, a series resistor of about 1 k $\Omega$  should be used in series with  $C_G$ .

$$C_{G} = \frac{I_{GATE} \times t_{ON}}{V_{VCC}} - C_{ISS}$$
<sup>(27)</sup>

If neither power nor current limit faults are invoked during turn on,  $C_T$  can be chosen for fast transient turn off response using the M1 SOA curve. Choose the single pulse time conservatively from the M1 SOA curve using maximum operating voltage and maximum trip current.

#### PROG Inrush Control

A capacitor can be connected from the PROG pin to ground to reduce the initial current step seen in Figure 12. This method maintains a relatively fast turn-on time without the drawbacks of a gate-to-ground capacitor that include increased short circuit response time and less predictable gate clamping.



#### **High Voltage Application Example**

The TPS2480/81 can be used to monitor current from a voltage source greater than 26 V by using the OPAMP circuit shown in Figure 19.



Figure 19. TPS2480/81 High Voltage Application

The basic operating principle of U2, Q1,  $R_{MA}$ , and  $R_{MB}$  is to mirror the voltage seen across  $R_S$  from a VCC referenced voltage to a GND referenced voltage. As load current flows through  $R_S$ , the voltage input to U2-3 decreases and the output of U2/Q1 as seen at Q1-S follows this sense voltage. Ideally, the voltage drop across  $R_{MA}$  mirrors the voltage drop across  $R_S$ . Current flow through  $R_{MB}$  will mirror current flow through  $R_{MA}$ , and if  $R_{MA} = R_{MB}$  then the sense voltage across  $R_S$  is mirrored at VINP.

Since only a small voltage will be across  $R_{MA}$  and  $R_{MB}$ , their nominal value should be fairly low to offset input bias current effects ( $I_{VINP}$ ). TPS2480/1 input bias current sums with the current that flows through  $R_{MA}$  increasing the voltage drop across  $R_{MB}$ . To block the bias current from  $R_{MB}$ , an additional buffer may be inserted between Q1-D and VINP. Using a network type resistor for  $R_{MA}$  and  $R_{MB}$  designed with temperature coefficient tracking will provide good voltage mirroring.

U2 should be a high quality, low drift operational amplifier. The OPA333AID provides low input voltage offset and very low drift over time and temperature. U2 is referenced to VCC through D2 and  $R_B$  and can operate from rail to rail.

Copyright © 2010, Texas Instruments Incorporated



## Additional Design Considerations

### Use of PG

Use the PG pin to control and sequence a downstream DC/DC converter. If this is not done a long time delay may be needed to allow  $C_0$  to fully charge before the converter starts.

### Output Clamp Diode

Inductive loads on the output may drive the OUT pin below GND when the circuit is unplugged or during current limit. The OUT pin ratings can be maintained with a small diode such as an S1B, between the TPS2480/81 OUT to GND pins.

#### Gate Clamp Diode

The TPS2480/81 has a relatively well-regulated gate voltage of 12 V to 16 V, even at low supply voltages. A small clamp Zener from gate to source of M1, such as a BZX84C7V5, is recommended if  $V_{GS}$  of M1 is rated below this.

#### **High Gate Capacitance Applications**

Gate voltage overstress and large fault current spikes can be caused by large gate capacitance. An external gate clamp Zener diode is recommended if the total gate capacitance of M1 exceeds 4000 pF. When gate capacitor dV/dT control is used, a 1-k $\Omega$  resistor in series with C<sub>G</sub> is recommended, as shown in Figure 17. If the series R-C combination is used for MOSFETs with CISS less than 3000 pF, then a Zener is not required.

#### Input Transient Protection

The maximum recommended bus voltage is lower than the absolute maximum voltage ratings on VINP and VINM solely to provide margin for transients on the bus. The TPS2480 will operate properly up to the absolute maximum voltage ratings on VINP and VINM.

Hotswap systems experience positive transients on their input during hotplug or rapid turnoff with high current due to inductance in the input circuit. These same systems experience negative transients on the output during rapid turnoff with high current due to inductance in the output circuit. The TPS2480 may not require operational voltage margin below the absolute maximum if it is operated from a non-inductive input. An example is an application where the TPS2480 is used as an output protector with a large input capacitance located directly at the input terminals.

Transient protection, e.g. a TVS diode (transient voltage suppressor, a type of Zener diode), may be required on the input in addition to a bypass capacitor if the system design does not inherently limit transient voltages below the absolute maximum ratings. An example of this is a system with significant input inductance. If a TVS is required, it must protect to the absolute maximum ratings at the worst case clamping current.

An output voltage clamp diode may be required on the output to limit negative transients if the local output capacitance does not adequately control it. An example of this is a system with significant output bus inductance and little local capacitance. Select a schottky diode with low forward voltage at the anticipated current during an output short.



#### **Output Short Circuit Measurements**

Repeatable short-circuit testing results are difficult to obtain. The many details of source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to varying results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet since every setup differs.

## Applications using the retry feature (TPS2481)

Applications using the retry feature may want to estimate fault retry time. The TPS2481 will retry (enable M1 to attempt turn on) once for every 16 timer charge/discharge cycles (15 cycles between 1 V and 4 V, 1 cycle between 0 V and 4 V).

$$T_{\text{RETRY}} = C_{T} \times \left[ V_{\text{TMRHI(NOM)}} + 15 \times \left( V_{\text{TMRHI(NOM)}} - V_{\text{TMRLO(NOM)}} \right) \right] \times \left[ \frac{1}{I_{\text{SOURCE(NOM)}}} + \frac{1}{I_{\text{SINK(NOM)}}} \right]$$
(28)  
$$T_{\text{RETRY}} = C_{T} \times 21.56 \times 10^{6}$$
(29)

### NOTE

Equation 29 simplified - assumes no error.

## Layout Considerations

Good layout practice places the power devices D1,  $R_S$ , M1, and  $C_O$  so power flows in a sequential, linear fashion. A ground plane under the power and the TPS2480/81 is desirable. The TPS2480/81 should be placed close to the sense resistor and MOSFET using a Kelvin type connection to achieve accurate current sensing across  $R_S$ . A low-impedance GND connection is required because the TPS2480/81 can momentarily sink upwards of 100 mA from the gate of M1. The GATE amplifier has high bandwidth while active, so keep the GATE trace length short. The PROG, TIMER, and EN pins have high input impedances, therefore keep their input leads short. Oversize power traces and power device connections to assure low voltage drop and good thermal performance.



# Power, Current, and Voltage Monitoring (PIV)

The TPS2480/81 digital current-shunt monitor has an  $I^2C$  / SMBus-compatible interface. It provides digital current, voltage, and power readings for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution, and continuous versus-triggered operation. Detailed register information appears in the Register Information Section. See the Register Block Diagram for a block diagram of the TPS2480 / 81 PIV monitoring circuits.

# **PIV Monitoring - Typical Application Circuit Considerations**

Figure 17 shows a typical application circuit for the TPS2480/81. 0.1-μF ceramic capacitors must be placed as close as possible to the supply and ground pins for supply bypassing.

The pull-up resistors shown on the SDA and SCL lines are not needed if there are pull-up resistors on these same lines elsewhere in the system. Resistor values shown are typical: consult the I<sup>2</sup>C or SMBus specification to determine acceptable values.

# I<sup>2</sup>C Bus Overview

The I<sup>2</sup>C and SMBus protocols are essentially compatible with each other and the TPS2480/81 are compatible with both. This allows use of the I<sup>2</sup>C interface throughout this data sheet as the primary example, with SMBus protocol specified only when there is a difference.

Two bidirectional lines, SCL and SDA, connect the TPS2480 / 81 to the bus. Both SCL and SDA are open-drain connections. The device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls, the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling SDA from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The TPS2480/81 includes a 28-ms timeout on its interface to prevent locking up an SMBus.



### **Serial Bus Address**

To communicate with the TPS2480/81, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The TPS2480/81 have two address pins, A0 and A1. Table 2 describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication and should be set before any activity on the interface occurs. The address pins are read at the start of each communication event.

Slave Addresses					
A1	A0	SLAVE ADDRESS			
GND	GND	1000000			
GND	V <sub>S+</sub>	1000001			
GND	GND SDA 1000010				
GND	GND SCL 1000011				
V <sub>S+</sub>	GND	1000100			
V <sub>S+</sub>	V <sub>S+</sub>	1000101			
V <sub>S+</sub>	SDA	1000110			
V <sub>S+</sub>	SCL	1000111			
SDA	GND	1001000			
SDA	V <sub>S+</sub>	1001001			
SDA	SDA	1001010			
SDA	SCL	1001011			
SCL	GND	1001100			
SCL	V <sub>S+</sub>	1001101			
SCL	SDA	1001110			
SCL	SCL	1001111			

#### Table 2. TPS2480/81 Address Pins and Slave Addresses

# **Serial Interface**

The TPS2480/81 operates only as a slave device on the I<sup>2</sup>C bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TPS2480/81 support the transmission protocol for fast (1 kHz to 400 kHz) and high-speed (1 kHz to 3.4 MHz) modes. All data bytes are transmitted most significant byte first.



# Writing To/Reading From The TPS2480/81

Accessing a particular register on the TPS2480/81 is accomplished by writing the appropriate value to the register pointer. Refer to Table 4 for a complete list of registers and corresponding addresses. The value for the register pointer as shown in Figure 20 is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the TPS2480/81 requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit LOW. The TPS2480/81 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register to which data will be written. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The TPS2480/81 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

When reading from the TPS2480/81, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an Acknowledge from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a Not-Acknowledge after receiving any data byte, or generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the TPS2480/81 retains the register pointer value until it is changed by the next write operation.

Figure 20 and Figure 21 show write and read operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte. Figure 22 shows the timing diagram for the SMBus Alert response operation. Figure 23 illustrates a typical register pointer configuration.



Figure 20. Timing Diagram for Write Word Format

Figure 21. Timing Diagram for Read Word Format

TEXAS INSTRUMENTS TPS2480 TPS2481

SLUS939B - APRIL 2010-REVISED DECEMBER 2010

ÈXAS

www.ti.com



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.



Figure 22. Timing Diagram for SMBus ALERT

NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

# Figure 23. Typical Register Pointer Set



### High-Speed I<sup>2</sup>C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing High-Speed (HS) master code 00001XXX. This transmission is made in fast (400 kbps) or standard (100 kbps) (F/S) mode at no more than 400 kbps. The TPS2480/81 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 3.4-Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4 Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the TPS2480/81 to support the F/S mode.



Figure 24.

Table 3	
---------	--

	PARAMETER		FAST MODE		HIGH-SPEED MODE	
			MAX	MIN	MAX	
f <sub>(SCL)</sub>	SCL operating frequency	0.001	0.4	0.001	3.4	MHz
T <sub>(BUF)</sub>	Bus free time between STOP and START condition	600		160		ns
T <sub>(HDSTA)</sub>	Hold time after repeated START condition. After this period, the first clock is generated.	100		100		ns
T <sub>(SUSTA)</sub>	Repeated START condition setup time	100		100		ns
T <sub>(SUSTO)</sub>	STOP condition setup time	100		100		ns
T <sub>(HDDAT)</sub>	Data hold time	0		0		ns
T <sub>(SUDAT)</sub>	Data setup time	100		10		ns
T <sub>(LOW)</sub>	SCL clock LOW period	1300		160		ns
T <sub>(HIGH)</sub>	SCL clock HIGH period	600		60		ns
t <sub>F</sub>	Clock/data fall time		300		160	ns
t <sub>R</sub> / t <sub>R</sub>	Clock/data rise time clock/data rise time for SCLK $\leq$ 100kHz		300/1000		160	ns/ns

### **Power-Up Conditions**

Power-up conditions are caused by a software reset via the  $R_{ST}$  bit (bit 15) in the Configuration Register, or the  $I^2C$  bus General Call Reset.

TPS2480 TPS2481 SLUS939B – APRIL 2010– REVISED DECEMBER 2010



# **ADC Operation**

The two analog inputs to the TPS2480/81, VINP and VINM, connect to a shunt resistor in the bus of interest. The TPS2480/81 is typically powered by a separate supply from 3 V to 5 .5V. The bus being sensed can vary from 0 V to 26 V. There are no special considerations for power-supply sequencing (for example, a bus voltage can be present with the supply voltage off, and vice-versa). The TPS2480/81 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from VIN– for the bus voltage. Figure 25 illustrates this operation.



Figure 25. TPS2480/81 Configured For Current and Voltage Measurement

When the TPS2480/81 is in the normal operating mode (that is, MODE bits of the Configuration Register are set to '111'), it continuously converts the shunt voltage up to the number set in the shunt voltage averaging function (Configuration Register, SADC bits). The device then converts the bus voltage up to the number set in the bus voltage averaging (Configuration Register, BADC bits). The Mode control in the Configuration Register also permits selecting modes to convert only voltage or current, either continuously or in response to an event (triggered).



All current and power calculations are performed in the background and do not contribute to conversion time; conversion times shown in the Electrical Characteristics table can be used to determine the actual conversion time.

Power-Down mode reduces the quiescent current and turns off current into the TPS2480/81 inputs, avoiding any supply drain. Full recovery from Power-Down requires 40 µs. ADC Off mode (set by the Configuration Register, MODE bits) stops all conversions.

In triggered mode, the external Convert line becomes active. Convert commands are initiated by taking the Convert line low for a minimum of 4  $\mu$ s. The Convert line may be connected high when unused. Any re-trigger of the Convert line during a conversion is ignored, and the Convert line state is disregarded until the conversion ends. There are several available triggered modes; however, all conversions are performed repeatedly up to the number set in the Averaging function (Configuration Register, BADC and SADC bits).

If the Convert line is held low, writing any of the triggered convert modes into the Configuration Register (even if the desired mode is already programmed into the register) triggers a single-shot conversion.

Although the TPS2480/81 can be read at any time, and the data from the last conversion remain available, the Conversion Ready bit (Status Register, CNVR bit) is provided to help co-ordinate one-shot or triggered conversions. The Conversion Ready bit is set after all conversions, averaging, and multiplication operations are complete.

The Conversion Ready bit clears under these conditions:

- 1. Writing to the Configuration Register, except when configuring the MODE bits for Power Down or ADC off (Disable) modes;
- 2. Reading the Status Register; or
- 3. Triggering a single-shot conversion with the Convert pin.



#### Power Measurement

Current and bus voltage are converted at different points in time, depending on the resolution and averaging mode settings. For instance, when configured for 12-bit and 128 sample averaging, up to 68 ms in time between sampling these two values is possible. Again, these calculations are performed in the background and do not add to the overall conversion time.

### PGA Function

If larger full-scale shunt voltages are desired, the TPS2480/81 provides a PGA function that increases the full-scale range up to 2, 4, or 8 times (320 mV). Additionally, the bus voltage measurement has two full-scale ranges: 16 V or 32 V.

#### **Filtering and Input Considerations**

Measuring current can be noisy, and such noise can be difficult to define.

The internal ADC has a delta-sigma ( $\Delta\Sigma$ ) front-end with a 500-kHz (±30%) typical sampling rate. This architecture has good inherent noise rejection. However, transients that occur at or very close to the sampling rate harmonics can cause problems. Because these signals are at 1 MHz and higher, they can be dealt with by incorporating filtering at the input of the TPS2480/81. The high frequency enables the use of low-value series resistors on the filter for reducing effects on measurement accuracy. In general, filtering the TPS2480/81 input is only necessary if there are transients at exact harmonics of the 500-kHz (±30%) sampling rate (>1 MHz). Filter using the lowest possible series resistance and ceramic capacitor. Recommended values are 0.1  $\mu$ F to 1.0  $\mu$ F.

Overload conditions are another consideration for the TPS2480/81 inputs. The TPS2480/81 inputs are specified to tolerate 26 V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it). It must be remembered that removing a short to ground can result in inductive kickbacks that could exceed the 26-V differential and common-mode rating of the TPS2480/81. Inductive kickback voltages are best dealt with by zener-type transient-absorbing devices (commonly called transzorbs) combined with sufficient energy storage capacitance.

In applications that do not have large energy storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive dV/dt of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive dV/dt can activate the ESD protection in the TPS2480/81 in systems where large currents are available.

#### Simple Current Shunt Monitor Usage (No Programming Necessary)

The TPS2480/81 can be used without any programming if it is only necessary to read a shunt voltage drop and bus voltage with the default 12-bit resolution, 320-mV shunt full-scale range (PGA =  $\div$  8), 32-V bus full-scale range, and continuous conversion of shunt and bus voltage.

Without programming, current is measured by reading the shunt voltage. The Current Register and Power Register are only available if the Calibration Register contains a programmed value.

#### Programming the TPS2480/81

The default power-up states of the registers are shown in the register information section. These registers are volatile, and if programmed to other than default values, must be re-programmed at every device power-up. Detailed information on programming the Calibration Register specifically is given in the Programming the TPS2480/81 Power Measurement Engine section.



# Programming The TPS2480/81 Power Measurement Engine

## **Calibration Register and Scaling**

The Calibration Register makes it possible to set the scaling of the Current and Power Registers to whatever values are most useful for a given application. One strategy may be to set the Calibration Register such that the largest possible number is generated in the Current Register or Power Register at the expected full-scale point; this approach yields the highest resolution. The Calibration Register can also be selected to provide values in the Current and Power Registers that either provide direct decimal equivalents of the values being measured, or yield a round LSB number. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration, where the value is adjusted slightly to cancel total system error.

Below are two examples for configuring the TPS2480/81 calibration. Both examples are written so the information directly relates to the calibration setup found in the TPS2480/81EVM software.

## Calibration Example 1: Calibrating the TPS2480/81 With No Possibility for Overflow

### NOTE

The numbers used in this example are the same used with the TPS2480/81EVM software as shown in Figure 26. This does not mean the input can go over 26 V!

1. Establish the following parameters:

 $V_{BUS MAX}$  = 32, This does not mean the input can go over 26 V!

 $V_{SHUNT MAX} = 0.32$ 

 $R_{SHUNT} = 0.5$ 

2. Using Equation 30, determine the maximum possible current .

MaxPossible\_I = 
$$\frac{V_{SHUNT_MAX}}{R_{SHUNT}}$$
  
MaxPossible I = 0.64

3. Choose the desired maximum current value. This value is selected based on system expectations.

 $Max\_Expected\_I = 0.6$ 

4. Calculate the possible range of current LSBs. To calculate this range, first compute a range of LSBs that is appropriate for the design. Next, select an LSB within this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB value.

 $Minimum\_LSB = \frac{Max\_Expected\_I}{32767}$   $Minimum\_LSB = 18.311 \times 10^{-6}$   $Maximum\_LSB = \frac{Max\_Expected\_I}{4096}$   $Maximum\_LSB = 146.520 \times 10^{-6}$ 

Choose an LSB in the range: Minimum\_LSB<Selected\_LSB < Maximum\_LSB

Current\_LSB =  $20 \times 10^{-6}$ 

### NOTE

This value was selected to be a round number near the Minimum\_LSB. This selection allows for good resolution with a rounded LSB.

(31)

(32)

Texas Instruments

www.ti.com

5. Compute the Calibration Register value using Equation 33:

0-1		0.04096
Cal =	trunc	$Current\_LSB \times R_{SHUNT}$

Cal = 4096

Calculate the Power LSB, using Equation 34. Equation 34 shows a general formula; because the bus voltage measurement LSB is always 4 mV, the power formula reduces to the calculated result.
 Power LSB = 20 × Current LSB

Power LSB =  $400 \times 10^{-6}$ 

(34)

(35)

(33)

7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 35 and Equation 36. Note that both Equation 35 and Equation 36 involve an *If - then* condition: Max Current = Current LSB × 32767

Max Current = 0.65534

If Max\_Current ≥ Max Possible\_I then Max\_Current\_Before\_Overflow = MaxPossible\_I

Else

Max\_Current\_Before\_Overflow = Max\_Current

End If

# NOTE

(Max\_Current is greater than MaxPossible\_I in this example.)



# **TPS2480 TPS2481** SLUS939B - APRIL 2010-REVISED DECEMBER 2010

www.ti.com	SLUS939B - APRIL 2010 - REVISED DECEMBER 2010
Max_Current_Before_Overflow = 0.64 (Note: This result is display Max_ShuntVoltage = Max_Current_Before_Overflow × R <sub>SHUNT</sub>	yed by software as seen in Figure 26.)
Max_ShuntVoltage = 0.32	(36)
If Max_ShuntVoltage ≥ V <sub>SHUNT_MAX</sub> Max_ShuntVoltage_Before_Overflow = V <sub>SHUNT_MAX</sub> Else	
Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltag	e
End If Max_ShuntVoltage_Before_Overflow = 0.32	
<b>NOTE</b> This result is displayed by software as seen in Figure 26. (Max_ShuntVoltage is greater than V <sub>SHUNT_MAX</sub> in this exa	mple.)
<ol> <li>Compute the maximum power with Equation 37.</li> <li>MaximumPower = Max_Current_Before_Overflow × V<sub>BUS_MAX</sub> MaximumPower = 20.48</li> </ol>	(37)
9. (Optional second Calibration step.) Compute corrected full-sc current.	cale calibration value based on measured
TPS2480/81_Current = 0.0504	
MeaShuntCurrent = 0.05006	
Corrected_Full_Scale_Cal = trunc $\left(\frac{Cal \times MeasShuntCurrent}{TPS2480/81_Current}\right)$	

Corrected\_Full\_Scale\_Cal = 4068

(38)



Figure 26 illustrates how to perform the same procedure discussed in this example using the automated TPS2480/81EVM software.

# NOTE

The same numbers used in the nine-step example are used in the software example in Figure 26. Also note that Figure 26 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 26 and labeled). This does not mean the input can go over 26 V!



Figure 26. TPS2480/81 Calibration Sofware Automatically Computes Calibration Steps 1-9

![](_page_40_Picture_0.jpeg)

This design example uses the nine-step procedure for calibrating the TPS2480/81 where overflow is possible. Figure 27 illustrates how the same procedure is performed using the automated TPS2480/81EVM software.

## NOTE

(The same numbers used in the nine-step example are used in the software example in Figure 27. Also note that Figure 27 illustrates which results correspond to which step (for example, the information entered in Step 1 is circled in Figure 27 and labeled).

1. Establish the following parameters:

V<sub>BUS MAX</sub> = 32, This does not mean the input can go over 26 V!

 $V_{\text{SHUNT MAX}} = 0.32$ 

 $R_{SHUNT} = 0.001$ 

2. Determine the maximum possible current using Equation 39:

$$MaxPossible_I = \frac{V_{SHUNT\_MAX}}{R_{SHUNT}}$$

MaxPossible\_I = 320

(39)

(40)

(41)

3. Choose the desired maximum current value: Max\_Expected\_I, ≤ MaxPossible\_I. This value is selected based on system expectations.

 $Max\_Expected\_I = 60$ 

4. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB's that is appropriate for the design. Next, select an LSB withing this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB.

Minimum\_LSB = 
$$\frac{Max\_Expected\_I}{32767}$$
  
Minimum\_LSB = 1.831 × 10<sup>-3</sup>  
Maximum\_LSB =  $\frac{Max\_Expected\_I}{4096}$   
Maximum\_LSB = 14.652 × 10<sup>-3</sup>

Choose an LSB in the range: Minimum\_LSB<Selected\_LSB<Maximum\_LSB

 $Current\_LSB = 1.9 \times 10^{-3}$ 

#### NOTE

This value was selected to be a round number near the Minimum\_LSB. This section allows for good resolution with a rounded LSB.

5. Compute the calibration register using Equation 42:

$$Cal = trunc \left[ \frac{0.04096}{Current\_LSB \times R_{SHUNT}} \right] Cal = 21557$$

 Calculate the Power LSB using Equation 43. Equation 43 shows a general formula; because the bus voltage measurement LSB is always 4mV, the power formula reduces to calculate the result.

Product Folder Link(s): TPS2480 TPS2481

 $Power\_LSB = 20 \times Current\_LSB$ 

Power\_LSB = 
$$38 \times 10^{-3}$$

(43)

41

(42)

# PS2480 TPS2481

SLUS939B - APRIL 2010-REVISED DECEMBER 2010

STRUMENTS

www.ti.com 7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 44 and Equation 45. Note that both Equation 44 and Equation 45 involve an *If - then* condition. Max Current = Current LSB × 32767 Max Current = 62.2573 (44) If Max\_Current ≥ Max Possible\_I then Max Current Before Overflow = MaxPossible I Else Max\_Current\_Before\_Overflow = Max\_Current End If (Note that Max\_Current is less than MaxPossible\_I in this example.) Max\_Current\_Before\_Overflow = 62.2573 (Note: This result is displayed by software as seen in Figure 27.) Max ShuntVoltage = Max Current Before Overflow × R<sub>SHUNT</sub> Max ShuntVoltage = 0.0622573 (45) If Max\_ShuntVoltage ≥ V<sub>SHUNT MAX</sub> Max\_ShuntVoltage\_Before\_Overflow = V<sub>SHUNT MAX</sub> Else Max\_ShuntVoltage\_Before\_Overflow= Max\_ShuntVoltage End If (Note that Max\_ShuntVoltage is less than V<sub>SHUNT MAX</sub> in this example.) Max\_ShuntVoltage\_Before\_Overflow = 0.0622573 (Note: This result is displayed by software as seen in Figure 27.) 8. Compute the maximum power with equation 8. MaximumPower = Max\_Current\_Before\_Overflow × V<sub>BUS MAX</sub> MaximumPower = 1992 (46)9. (Optional second calibration step.) Compute the corrected full-scale calibration value based on measured current. TPS2480/81 Current = 25.2472 MeaShuntCurrent = 25.09  $Corrected\_Full\_Scale\_Cal = trunc \left( \frac{Cal \times MeasShuntCurrent}{TPS2480/81\_Current} \right)$ Corrected Full Scale Cal = 21422 (47)

![](_page_42_Picture_0.jpeg)

Figure 27 illustrates how to perform the same procedure discussed in this example using the automated TPS2480/81EVM software.

#### NOTE

(The same numbers used in the nine-step example are used in the software example in Figure 27. Also note that Figure 27 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 27 and labeled).

![](_page_42_Figure_7.jpeg)

Figure 27. Calibration Software Automatically Computes Calibration Steps 1-9

![](_page_43_Picture_1.jpeg)

# **REGISTER INFORMATION**

The TPS2480/81 uses a bank of registers for holding configuration settings, measurement results, maximum/minimum limits, and status information. Table 4 summarizes the TPS2480/81 registers; illustrates registers.

Register contents are updated 4  $\mu$ s after completion of the write command. Therefore, a 4- $\mu$ s delay is required between completion of a write to a given register and a subsequent read of that register (without changing the pointer) when using SCL frequencies in excess of 1 MHz.

Table 4. Summary of	<b>Register Set</b>
---------------------	---------------------

POINTER ADDRESS	REGISTER NAME	FUNCTION	POWER-ON RES	TYPE <sup>(1)</sup>		
HEX			BINARY	HEX		
00	Configuration Register	All-register reset, settings for bus voltage range, PGA Gain, ADC resolution/averaging.	00111001 10011111	399F	R/W	
01	Shunt Voltage	Shunt voltage measurement data.	Shunt voltage	—	R	
02	Bus Voltage	Bus voltage measurement data.	Bus voltage	—	R	
03	Power <sup>(2)</sup>	Power measurement data.	0000000 00000000	0000	R	
04	Current <sup>(2)</sup>	Contains the value of the current flowing through the shunt resistor.	0000000 0000000	0000	R	
05	Calibration	Sets full-scale range and LSB of current and power measurements. Overall system calibration.	0000000 0000000	0000	R/W	

(1) Type:  $\mathbf{R} = \text{Read-Only}, \mathbf{R}/\overline{\mathbf{W}} = \text{Read}/\text{Write}.$ 

(2) The Power Register and Current Register default to '0' because the Calibration Register defaults to '0', yielding a zero current value until the Calibration Register is programmed.

![](_page_44_Picture_0.jpeg)

# **Register Details**

All TPS2480/81 16-bit registers are actually two 8-bit registers.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	RST	_	BRNG	PG1	PG0	BADC4	BADC3	BADC2	BADC1	SADC4	SADC3	SADC2	SADC1	MODE3	MODE2	MODE1
POR VALUE	0	0	1	1	1	0	0	1	1	0	0	1	1	1	1	1

# Configuration Register 00h (Read/Write)

### **Bit Descriptions**

RST:	Reset Bit
Bit 15	Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default values; this bit self-clears.
BRNG:	Bus Voltage Range
Bit 13	0 = 16-V FSR 1 = 32-V FSR (default value)
PG:	PGA (Shunt Voltage Only)
Bits 11, 12	Sets PGA gain and range. Note that the PGA defaults to ÷8 (320-mV range). Table 5 shows the gain and range for the various product gain settings.

#### Table 5. PG Bit Settings<sup>(1)</sup>

PG1	PG0	GAIN	RANGE
0	0	1	±40 mV
0	1	÷2	±80 mV
1	0	÷4	±160 mV
1	1	÷8	±320 mV

(1) Shaded values are default.

#### BADC: BADC Bus ADC Resolution/Averaging

Bits 7–10 These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Bus Voltage Register (02h).

# TPS2480 **TPS2481**

![](_page_45_Picture_1.jpeg)

www.ti.com

SLUS939B - APRIL 2010-REVISED DECEMBER 2010

SADC:

# SADC Shunt ADC Resolution/Averaging

Bits 3-6

These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Shunt Voltage Register (01h). BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 6.

ADC4	ADC3	ADC2	ADC1	MODE/SAMPLES	CONVERSION TIME
0	X <sup>(2)</sup>	0	0	9-bit	84 μs
0	X <sup>(2)</sup>	0	1	10-bit	148 μs
0	X <sup>(2)</sup>	1	0	11-bit	276 μs
0	X <sup>(2)</sup>	1	1	12-bit	532 μs
1	0	0	0	12-bit	532 μs
1	0	0	1	2	1.06 ms
1	0	1	0	4	2.13 ms
1	0	1	1	8	4.26 ms
1	1	0	0	16	8.51 ms
1	1	0	1	32	17.02 ms
1	1	1	0	64	34.05 ms
1	1	1	1	128	68.10 ms

# Table 6. ADC Settings<sup>(1)</sup>

Shaded values are default. (1)

(2) X = Don't care.

#### MODE: **Operating Mode**

Bits 0-2

Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in Table 7.

## Table 7. Mode Settings<sup>(1)</sup>

MODE3	MODE2	MODE1	MODE
0	0	0	Power-down
0	0	1	Shunt voltage, triggered
0	1	0	Bus voltage, triggered
0	1	1	Shunt and bus, triggered
1	0	0	ADC off (disabled)
1	0	1	Shunt voltage, continuous
1	1	0	Bus voltage, continuous
1	1	1	Shunt and bus, continuous

(1) Shaded values are default.

![](_page_46_Picture_0.jpeg)

# **Data Output Registers**

## Shunt Voltage Register 01h (Read-Only)

The Shunt Voltage Register stores the current shunt voltage reading,  $V_{SHUNT}$ . Shunt Voltage Register bits are shifted according to the PGA setting selected in the Configuration Register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = '1'. Extend the sign to any additional sign bits to form the 16-bit word.

Example: For a value of  $V_{SHUNT} = -320 \text{ mV}$ :

- 1. Take the absolute value (include accuracy to 0.01mV)==> 320.00
- 2. Translate this number to a whole decimal number ==> 32000
- 3. Convert it to binary==> 111 1101 0000 0000
- 4. Complement the binary result : 000 0010 1111 1111
- 5. Add 1 to the Complement to create the Two's Complement formatted result ==> 000 0011 0000 0000
- 6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)

At PGA =  $\div$ 8, full-scale range =  $\pm$ 320 mV (decimal = 32000, positive value hex = 7D00, negative value hex = 8300), and LSB = 10  $\mu$ V.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SD14_8	SD13_8	SD12_8	SD11_8	SD10_8	SD9_8	SD8_8	SD7_8	SD6_8	SD5_8	SD4_8	SD3_8	SD2_8	SD1_8	SD0_8
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At PGA =  $\div$ 4, full-scale range =  $\pm$ 160 mV (decimal = 16000, positive value hex = 3E80, negative value hex = C180), and LSB = 10  $\mu$ V.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SD13_4	SD12_4	SD11_4	SD10_4	SD9_4	SD8_4	SD7_4	SD6_4	SD5_4	SD4_4	SD3_4	SD2_4	SD1_4	SD0_4
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At PGA =  $\div$ 2, full-scale range =  $\pm$ 80 mV (decimal = 8000, positive value hex = 1F40, negative value hex = E0C0), and LSB = 10  $\mu$ V.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SIGN	SD12_2	SD11_2	SD10_2	SD9_2	SD8_2	SD7_2	SD6_2	SD5_2	SD4_2	SD3_2	SD2_2	SD1_2	SD0_2
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At PGA =  $\div$ 1, full-scale range =  $\pm$ 40 mV (decimal = 4000, positive value hex = 0FA0, negative value hex = F060), and LSB = 10  $\mu$ V.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SIGN	SIGN	SD11_1	SD10_1	SD9_1	SD8_1	SD7_1	SD6_1	SD5_1	SD4_1	SD3_1	SD2_1	SD1_1	SD0_1
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

![](_page_47_Picture_1.jpeg)

# Table 8. Shunt Voltage Register Format<sup>(1)</sup>

V Desimal PCA 10 Desited	
V <sub>SHUNT</sub> Decimal         PGA = ÷ 8         PGA = ÷ 4           Reading (mV)         Value         (D15D0)         (D15	PGA = ÷ 2 PGA = ÷ 1 D0) (D15D0) (D15D0)
320.02 32002 0111 1101 0000 0000 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
320.01 32001 0111 1101 0000 0000 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
320.00 32000 0111 1101 0000 0000 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
319.99 31999 0111 1100 1111 1111 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
319.98 31998 0111 1100 1111 1110 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
	· · ·
160.02 16002 0011 1110 1000 0010 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
160.01 16001 0011 1110 1000 0001 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
160.00 16000 0011 1110 1000 0000 0011 1110 1000	0000 0001 1111 0100 0000 0000 1111 1010 0000
159.99 15999 0011 1110 0111 1111 0011 1110 0111	1111 0001 1111 0100 0000 0000 1111 1010 0000
159.98 15998 0011 1110 0111 1110 0011 1110 0111	1110 0001 1111 0100 0000 0000 1111 1010 0000
80.02 8002 0001 1111 0100 0010 0001 1111 0100	0010 0001 1111 0100 0000 0000 1111 1010 0000
80.01 8001 0001 1111 0100 0001 0001 1111 0100	0001 0001 1111 0100 0000 0000 1111 1010 0000
80.00 8000 0001 1111 0100 0000 0001 1111 0100	0000 0001 1111 0100 0000 0000 1111 1010 0000
79.99 7999 0001 1111 0011 1111 00001 1111 0011	1111 0001 1111 0011 1111 0000 1111 1010 0000
79.98 7998 0001 1111 0011 1110 0001 1111 0011	1110 0001 1111 0011 1110 0000 1111 1010 0000
· · · · ·	
40.02 4002 0000 1111 1010 0010 0000 1111 1010	0010 0000 1111 1010 0010 0000 1111 1010 0000
40.01 4001 0000 1111 1010 0001 0000 1111 1010	0001 0000 1111 1010 0001 0000 1111 1010 0000
40.00 4000 0000 1111 1010 0000 0000 1111 1010	0000 0000 1111 1010 0000 0000 1111 1010 0000
39.99 3999 0000 1111 1001 1111 0000 1111 1001	1111 0000 1111 1001 1111 0000 1111 1001 1111
39.98 3998 0000 1111 1001 1110 0000 1111 1001	1110 0000 1111 1001 1110 0000 1111 1001 1110
· · · · ·	
0.02 2 0000 0000 0010 0000 0000 0000	0010 0000 0000 0010 0000 0000 0010
0.01 1 0000 0000 0001 0000 0000 0000	0001 0000 0000 0001 0000 0000 0001
0 0 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000
-0.01 -1 1111 1111 1111 1111 1111	1111 1111 1111 1111 1111 1111
-0.02 -2 1111 1111 1110 1111 1111	1110 1111 1111 1110 1111 1111 1110
· · · · ·	
-39.98 -3998 1111 0000 0110 0010 1111 0000 0110	0010 1111 0000 0110 0010 1111 0000 0110 0010
-39.99 -3999 1111 0000 0110 0001 1111 0000 0110	0001 1111 0000 0110 0001 1111 0000 0110 0001
-40.00 -4000 1111 0000 0110 0000 1111 0000 0110	0000 1111 0000 0110 0000 1111 0000 0110 0000
-40.01 -4001 1111 0000 0101 1111 1111 0000 0101	1111 1111 0000 0101 1111 1111 0000 0110 0000
-40.02 -4002 1111 0000 0101 1110 1111 0000 0101	1110 1111 0000 0101 1110 1111 0000 0110 0000
· · · · ·	
-79.98 -7998 1110 0000 1100 0010 1110 0000 1100	0010 1110 0000 1100 0010 1111 0000 0110 0000
-79.99 -7999 1110 0000 1100 0001 1110 0000 1100	0001 1110 0000 1100 0001 1111 0000 0110 0000
-80.00 -8000 1110 0000 1100 0000 1110 0000 1100	0000 1110 0000 1100 0000 1111 0000 0110 0000
-80.01 -8001 1110 0000 1011 1111 1110 0000 1011	1111 1110 0000 1100 0000 1111 0000 0110 0000
-80.02 -8002 1110 0000 1011 1110 1110 0000 1011	1110 1110 0000 1100 0000 1111 0000 0110 0000
-159.98 -15998 1100 0001 1000 0010 1100 0001 1000	0010 1110 0000 1100 0000 1111 0000 0110 0000
-159.99 -15999 1100 0001 1000 0001 1100 0001 1000	0001 1110 0000 1100 0000 1111 0000 0110 0000
-160.00 -16000 1100 0001 1000 0000 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-160.01 -16001 1100 0001 0111 1111 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-160.02 -16002 1100 0001 0111 1110 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
	· · ·
-319.98 -31998 1000 0011 0000 0010 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-319.99 -31999 1000 0011 0000 0001 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-320.00 -32000 1000 0011 0000 0000 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-320.01 -32001 1000 0011 0000 0000 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000
-320.02 -32002 1000 0011 0000 0000 1100 0001 1000	0000 1110 0000 1100 0000 1111 0000 0110 0000

(1) Out-of-range values are shown in grey shading.

![](_page_48_Picture_0.jpeg)

### Bus Voltage Register 02h (Read-Only)

The Bus Voltage Register stores the most recent bus voltage reading, V<sub>BUS</sub>.

At full-scale range = 32 V (decimal = 8000, hex = 1F40), and LSB = 4 mV.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	_	CNVR	OVF
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At full-scale range = 16 V (decimal = 4000, hex = 0FA0), and LSB = 4 mV.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	0	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	—	CNVR	OVF
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CNVR: Conversion Ready

Bit 1

Although the data from the last conversion can be read at any time, the TPS2480/81 Conversion Ready bit (CNVR) indicates when data from a conversion is available in the data output registers. The CNVR bit is set after all conversions, averaging, and multiplications are complete. CNVR will clear under the following conditions: 1) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or Disable)

2.) Reading the Power Register

#### OVF: Math Overflow Flag

Bit 0 The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates that current and power data may be meaningless.

### Power Register 03h (Read-Only)

Full-scale range and LSB are set by the Calibration Register. See the TPS2480/81 Power Measurement Engine section.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Power Register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation:

Power =  $\frac{\text{Current} \times \text{BusVoltage}}{5000}$ 

# Current Register 04h (Read-Only)

Full-scale range and LSB depend on the value entered in the Calibration Register. See the *TPS2480/81 Power Measurement Engine* section. Negative values are stored in two's complement format.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	CSIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The value of the Current Register is calculated by multiplying the value in the Shunt Voltage Register with the value in the Calibration Register according to the equation:

Current = ShuntVoltage × Calibration Register

4096

# **Calibration Register**

## Calibration Register 05h (Read/Write)

Current and power calibration are set by bits D15 to D1 of the Calibration Register. Note that bit D0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the TPS2480/81 Power Measurement Engine section. This register is suitable for use in overall system calibration. Note that the '0' POR values are all default.

BIT #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0 <sup>(1)</sup>
BIT NAME	FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) D0 is a void bit and will always be '0'. It is not possible to write a '1' to D0. CALIBRATION is the value stored in D15:D1.

![](_page_50_Picture_0.jpeg)

# **REVISION HISTORY**

C	hanges from Revision A (April, 2010) to Revision B	Page
•	Changed Increased the input range from 20-V to 26-V	1
•	Changed Simplified Application Diagram drawing on the first page.	1
•	Added Function column to the DEVICE INFORMATION Table.	2
•	Changed RECOMMENDED OPERATING CONDITIONS Input Voltage range increase to 24.5 V.	2
•	Added split Input bias current row and updated values.	6
•	Changed Design Example Schematic drawing.	20
•	Changed Figure 17 TPS2480/81 Low Voltage Design Example Schematic drawing	20
•	Changed High Voltage Application drawing.	25
•	Changed Figure 19 TPS2480/81 High Voltage Application drawing	25
•	Added Input Transient Protectionsection.	26

![](_page_51_Picture_0.jpeg)

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2480PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green		Level-1-260C-UNLIM	-40 to 125	TPS2480	<b>a</b> 1
											Samples
TPS2480PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS2480	Samples
TPS2481PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS2481	Samples
TPS2481PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS2481	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

![](_page_52_Picture_0.jpeg)

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_53_Picture_1.jpeg)

Texas

STRUMENTS

# TAPE AND REEL INFORMATION

![](_page_53_Figure_4.jpeg)

![](_page_53_Figure_5.jpeg)

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![](_page_53_Figure_7.jpeg)

*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2480PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS2481PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

![](_page_54_Picture_0.jpeg)

# PACKAGE MATERIALS INFORMATION

3-Jun-2022

![](_page_54_Figure_4.jpeg)

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2480PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
TPS2481PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE

![](_page_55_Figure_5.jpeg)

# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS2480PW	PW	TSSOP	20	70	530	10.2	3600	3.5
TPS2481PW	PW	TSSOP	20	70	530	10.2	3600	3.5

# **PW0020A**

![](_page_56_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

![](_page_56_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

![](_page_56_Picture_12.jpeg)

# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

![](_page_57_Figure_4.jpeg)

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_57_Picture_8.jpeg)

# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

![](_page_58_Figure_4.jpeg)

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

![](_page_58_Picture_8.jpeg)

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated