
SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

- Controlled Baseline
 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- [†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator With Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range ... 2 V to 6 V
- Defined RESET Output from V_{DD} ≥ 1.1 V
- SO-8 and MSOP-8 Packages



typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses Texas Instruments part numbers TPS3307-18 and SMJ320C6201B.




Figure 1. Applications Using the TPS3307-18

description

The TPS3307-xx family is a series of micropower supply voltage supervisors designed for circuit initialization primarily in DSP and processor-based systems which require more than one supply voltage.

The TPS3307-18 and TPS3307-33 are designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj and 5V/3.3V/adj, respectively. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright $\ensuremath{\textcircled{}}$ 2005, Texas Instruments Incorporated

SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

DEVICE	NOMINA		VOLTAGE	THRESHOLD VOLTAGE (TYP)				
	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3		
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V†		
TPS3307-33	5 V	3.3 V	User defined	4.55 V	2.93 V	1.25 V†		

SUPPLY VOLTAGE MONITORING

[†]The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps $\overline{\text{RESET}}$ active as long as SENSEn remain below the threshold voltage V_{IT+}.

An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system reset. The delay time, t_{dtyp} = 200 ms, starts after all SENSEn inputs have risen above the threshold voltage V_{IT+} . When the voltage at any SENSE input drops below the threshold voltage V_{IT-} , the RESET output becomes active (low) again.

The TPS3307-xx family of devices incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-xx family includes an active-high RESET output.

The devices are available in either 8-pin MSOP or a standard 8-pin SO packages and are characterized for operation over a temperature range of –55°C to 125°C.

TA	PACKA	ge‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	Small Outline (D)	Tape and Reel	TPS3307-18MDREP	30718E		
–55°C to 125°C	PowerPad μ-Small Outline (DGN)	Tape and Reel	TPS3307-33MDGNREP	BNP		

ORDERING INFORMATION

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

		I UNCTION/			
MR	SENSE1 > V _{IT1}	SENSE2 > V_{IT2}	SENSE3 > V _{IT3}	RESET	RESET
L	Х	Х	Х	L	Н
н	0	0	0	L	н
н	0	0	1	L	н
Н	0	1	0	L	н
Н	0	1	1	L	н
Н	1	0	0	L	н
Н	1	0	1	L	н
Н	1	1	0	L	н
н	1	1	1	Н	L


FUNCTION/TRUTH TABLES

X = Don't care




SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

functional block diagram



timing diagram





SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{cccc} -0.3 \ V \ to 7 \ V \\ & 5 \ mA \\ & -5 \ mA \\ & \pm 20 \ mA \\ & \pm 20 \ mA \\ & \pm 20 \ mA \\ & 150^\circ C \\ & 126^\circ C/W \\ & 58.4^\circ C/W \\ & -55^\circ C \ to \ 125^\circ C \\ & -65^\circ C \ to \ 150^\circ C \end{array}$
--	---

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

NOTE 2: The thermal impedance, θ_{JA}, for the D package is determined for JEDEC high-K PCB (JESD51-7). The thermal impedance value for the DGN package is determined for Texas Instruments recommended assembly for PowerPAD packages. See Texas Instruments technical briefs SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package. Thermal impedance, θ_{JA}, values for the D and DGN packages using JEDEC low-K PCB (JESD51-3) are 215°C/W and 296°C/W, respectively.

NOTE 3: Long-term, high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/sc/ep for more information.

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2	6	V
Input voltage at MR and SENSE3, VI	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V _{DD} +0.3)V _{IT} /1.25 V	V
High-level input voltage at MR, VIH	0.7xV _{DD}		V
Low-level input voltage at MR, VIL		0.3×V _{DD}	V
Input transition rise and fall rate at \overline{MR} , $\Delta t / \Delta V$		50	ns/V
Operating free-air temperature range, T _A	-55	125	°C



SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

	PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT				
			$V_{DD} = 2 V \text{ to } 6 V,$	I _{OH} = -20 μA	V _{DD} -0.2V							
∨он	High-level output voltage		V _{DD} = 3.3 V,	$I_{OH} = -2 \text{ mA}$	V _{DD} -0.4V			V				
-			V _{DD} = 6 V,	I _{OH} = -3 mA	V _{DD} -0.4V			1				
			$V_{DD} = 2 V \text{ to } 6 V,$	I _{OL} = 20 μA			0.2	0.2				
VOL	Low-level output voltage		V _{DD} = 3.3 V,	I _{OL} = 2 mA			0.4	V				
			V _{DD} = 6 V,	IOL = 3 mA			0.4	1				
	Power-up reset voltage (see Note	4)	$V_{DD} \ge 1.1 V$,	I _{OL} = 20 μA			0.4	V				
		SENSE3			1.2	1.25	1.29					
.,	, Negative-going input threshold	051054	$V_{DD} = 2 V \text{ to } 6 V$	VSENSE = 1.8 V	1.6	1.68	1.73	V				
VIT-	voltage (see Note 5)	SENSE1, SENSE2		VSENSE = 3.3 V	2.8	2.93	3.02					
		SENSEZ		VSENSE = 5 V	4.4	4.55	4.67					
			V _{IT} = 1.25 V		2	10	30					
			V _{IT} = 1.68 V	2	15	40	mV					
V _{hys}	Hysteresis at VSENSEn input		V _{IT} = 2.93 V	3	30	60						
			V _{IT} = 4.55 V	V _{IT} _ = 4.55 V			80	1				
		MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}},$	$V_{DD} = 6 V$		-130	-180					
	Litely Level Level assumed	SENSE1	VSENSE1 = V _{DD}	= 6 V		5	8	•				
ΙΗ	High-level input current	SENSE2	VSENSE2 = V _{DD}	= 6 V		6	9	μA				
		SENSE3	VSENSE3 = V_{DD}		-1		1	l				
		MR	$\overline{MR} = 0 V,$	$V_{DD} = 6 V$		-430	-600					
۱L	Low-level input current	SENSEn	VSENSE1,2,3 = 0	-1		1	μA					
IDD	Supply current						40	μΑ				
Ci	Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$			10		pF				

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

NOTES: 4. The lowest supply voltage at which RESET becomes active. t_r , $V_{DD} \ge 15 \,\mu s/V$

5. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 µF) should be placed close to the supply terminals.



SGLS140A – NOVEMBER 2002 – REVISED AUGUST 2005

timing requirements at V_{DD} = 2 V to 6 V, R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C


	PARAMET	ER	TEST	CONDITIONS	MIN	MIN TYP MAX				
		SENSEn	VSENSEnL = VIT0.2 V,	VSENSEnH = VIT+ + 0.2 V	6			μs		
۱W	t _w Pulse width	MR	$V_{IH} = 0.7 \times V_{DD},$	$V_{IL} = 0.3 \times V_{DD}$	100			ns		

switching characteristics at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25 ^{\circ}C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t d	Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V,}}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
^t PHL	Propagation (delay) time, high-to-low level output	MR to RESET	$V_{I}(SENSEn) \ge V_{IT+} + 0.2 V,$	2	000	000	
^t PLH	Propagation (delay) time, low-to-high level output	MR to RESET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	600	ns
^t PHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	$V_{IH} \ge V_{IT+} + 0.2 V, V_{IL} \le V_{IT-} - 0.2 V,$			-	
^t PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET	$\frac{1}{MR} \ge 0.7 \times V_{DD}$		1	5	μs



SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005




TYPICAL CHARACTERISTICS



SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

TYPICAL CHARACTERISTICS







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS3307-18MDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
TPS3307-18MDREPG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
TPS3307-33MDGNREP	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BNP	Samples
V62/03629-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
V62/03629-02YE	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BNP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3307-EP :

Catalog: TPS3307

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3307-18MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3307-33MDGNREP	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3307-18MDREP	SOIC	D	8	2500	350.0	350.0	43.0
TPS3307-33MDGNREP	HVSSOP	DGN	8	2500	358.0	335.0	35.0

GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated