

BATTERY-BACKUP SUPERVISOR FOR RAM RETENTION

FEATURES

- Supply Current of 40 μA (Max)
- Battery Supply Current of 100 nA (Max)
- Precision 5-V Supply Voltage Monitor, Other Voltage Options on Request
- Backup-Battery Voltage Can Exceed V_{DD}
- · Watchdog Timer With 800-ms Time-Out
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Battery Freshness Seal (TPS3617 Only)
- 8-Pin MSOP Package
- Temperature Range: -40° to +85°C

APPLICATIONS

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point-of-Sale Equipment


DESCRIPTION


The TPS3617 and TPS3618 are battery-backup supervisors that monitor 5 V supplies. They provide a battery-backup function ideal for applications that require data retention of CMOS RAM during fault conditions. When the voltage at V_{DD} drops below a preset threshold (V_{IT}), the active low push-pull RESET output asserts, and V_{OUT} switches from V_{DD} to $V_{BAT}.$ When V_{DD} rises above the trip threshold, V_{OUT} switches immediately from V_{BAT} to $V_{DD}.$ The RESET output remains low until the delay time (t_{d}) expires. During power on, \overline{RESET} is asserted when the supply voltage (V_{DD} or V_{BAT}) goes higher than 1.1 V.

The PFI and PFO pins are provided if additional voltage monitoring is needed. If the voltage at PFI is less than 1.15 V, the push-pull PFO pin will assert low. When the voltage at PFI exceeds the threshold voltage, PFO will go high.

These devices also feature a watchdog timer pin (WDI) that monitors processor activity and asserts RESET if the the processor is inactive longer than the watchdog timeout period. If the watchdog timer is not used, the WDI pin should be left floating.

The TPS3617 and TPS3618 are available in an 8-pin MSOP package and are characterized for operation over a temperature range of -40°C to +85°C.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS339D-DECEMBER 2000-REVISED DECEMBER 2006





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION⁽¹⁾

PRODUCT	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE (V _{IT}) ⁽²⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS3617-50	- 5V	4.55V	–40°C to +125°C	ASD	TPS3617-50DGK	Tube, 80
1733017-30					TPS3617-50DGKR	Tape and Reel, 2500
TDC2040 F0	5 V			A N II C	TPS3618-50DGKT	Tape and Reel, 250
TPS3618-50				ANK	TPS3618-50DGKR	Tape and Reel, 2500

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted)(1)

	TPS3617, TPS3618	UNIT
Input voltage range, V _{DD}	-0.3 to 7	V
Input voltage range, PFI pin	-0.3 to (V _{DD} + 0.3)	V
WDI pin	-0.3 to (V _{DD} + 0.3)	V
Continuous output current at V _{OUT} , I _O	400	mA
All other pins, I _O	±10	mA
Operating junction temperature range, T _J ⁽²⁾	-40 to +85	°C
Storage temperature range, T _{STG}	-65 to +150	°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	+260	°C
Continuous total power dissipation	See Dissipation Rating T	able

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ +25°C	DERATING FACTOR	T _A = +70°C	T _A = +85°C
	POWER RATING	ABOVE T _A = +25°C	POWER RATING	POWER RATING
DGK	470 mW	3.76 mW/°C	301 mW	241 mW

⁽²⁾ For other threshold votages, contact the local TI sales office for availability and lead time.

⁽²⁾ Due to the low dissipated power in this device, it is assumed that $T_J = T_A$.



ELECTRICAL CHARACTERISTICS

1.65 V \leq V_{DD} \leq 5.5 V, R_{LRESET} = 1 M Ω , C_{LRESET} = 50 pF, over operating temperature range (T_J = -40° C to +85°C), unless otherwise noted. Typical values are at T_J = +25°C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_{DD}	Input supply range			1.65		5.5	V	
		$V_{OUT} = V_{DD}$				40		
I _{DD}	V _{DD} supply current	$V_{OUT} = V_{BAT}$				40	μΑ	
V _{BAT}	Battery supply range			1.5		5.5	V	
_		$V_{OUT} = V_{DD}$		-0.1		0.1	<u> </u>	
I _{BAT}	V _{BAT} supply current	$V_{OUT} = V_{BAT}$				0.5	μΑ	
	Slew rate at V _{DD} or V _{BAT}					1	V/μs	
V _I	Input volrage, any input			0		V _{DD} + 0.3	V	
			$V_{DD} = 1.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	V _{DD} - 0.2				
.,	LPah laval autori valiana	RESET	$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA},$ $V_{DD} = 5 \text{ V}, I_{OH} = -3 \text{ mA}$	V _{DD} - 0.4				
V _{OH}	High-level output voltage		$V_{DD} = 1.8 \text{ V}, I_{OH} = -20 \mu\text{A}$	$V_{DD} - 0.3$			V	
		PFO	$V_{DD} = 3.3 \text{ V}, I_{OH} = -80 \mu\text{A}, \\ V_{DD} = 5 \text{ V}, I_{OH} = -120 \mu\text{A}$	V _{DD} - 0.4				
			V _{DD} = 1.8 V, I _{OL} = 400 μA			0.2		
V _{OL}	Low-level output voltage	RESET PFO	$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}, V_{DD} = 5 \text{ V}, I_{OL} = 3 \text{ mA}$			0.4	V	
V _{RES}	Power-up reset voltage (1)		$V_{BAT} > 1.1 \text{ V, or } V_{DD} > 1.1 \text{ V,}$ $I_{OL} = 20 \mu\text{A}$			0.4	V	
			$I_{O} = 8.5 \text{ mA}, V_{DD} = 1.8 \text{ V}, V_{BAT} = 0 \text{ V}$	$V_{DD} - 0.050$			İ	
	Normal mode		$I_{O} = 125 \text{ mA}, V_{DD} = 3.3 \text{ V}, V_{BAT} = 0 \text{ V}$	V _{DD} - 0.150			V	
V_{OUT}			$I_{O} = 200 \text{ mA}, V_{DD} = 5 \text{ V}, V_{BAT} = 0 \text{ V}$	V _{DD} - 0.200				
	Pottory bookup modo		$I_{O} = 0.5 \text{ mA}, V_{BAT} = 1.5 \text{ V}, V_{DD} = 0 \text{ V}$	$V_{BAT} - 0.200$				
	Battery-backup mode		$I_{O} = 7.5 \text{ mA}, V_{BAT} = 3.3 \text{ V}, V_{DD} = 0 \text{ V}$	V _{BAT} – 0.113				
D	V _{DD} to V _{OUT} on-resistance		V _{DD} = 5 V		0.6	1	Ω	
R _{DS(on)}	V _{BAT} to V _{OUT} on-resistance	e	V _{BAT} = 3.3 V		8	15	52	
lo	Continuous output current	at V _{OUT}				300	mΑ	
V _{IT}	Negative-going input	TPS3617-50	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	4.46	4.55		V	
V_{PFI}	threshold voltage (2)	PFI	1A = -40 C to +65 C	1.13	1.15	1.17	V	
			1.65 V < V _{IT} < 2.5 V		20			
	V _{IT} hysteresis		2.5 V < V _{IT} < 3.5 V		40			
V_{HYS}			3.5 V < V _{IT} < 5.5 V		60		mV	
	PFI hysteresis				12			
	V _{BSW} hysteresis ⁽³⁾		V _{DD} = 1.8 V		55			
V _{IH}	WDI high-level input voltage	je		0.7 x V _{DD}				
V _{IL}	WDI low-level input voltage	Э				0.3 x V _{DD}		
I _{IH}	WDI high-level input curre		$WDI = V_{DD} = 5 V$			150	μΑ	
I _{IL}	WDI low-level input current (4)		WDI = 0 V, V _{DD} = 5 V			-150	μΑ	
	WDI input transition rise ar	nd fall rate, Δt/ΔV				100	ns/V	
l _l	PFI input current		PFI voltage < V _{DD}	-25		25	nA	
			PFO = 0 V, V _{DD} = 1.8 V			-0.3		
los	PFO short-circuit current		PFO = 0 V, V _{DD} = 3.3 V			-1.1	mA	
			PFO = 0 V, V _{DD} = 5 V			-2.4		

The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥ 15 μs/V.
 To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near the supply terminals.
 For V_{DD} < 1.6 V, V_{OUT} switches to V_{BAT} regardless of V_{BAT}.
 For details on how to optimize current consumption when using WDI, refer to the *Watchdog* section of this data sheet.



ELECTRICAL CHARACTERISTICS (continued)

1.65 V \leq V_{DD} \leq 5.5 V, R_{LRESET} = 1 M Ω , C_{LRESET} = 50 pF, over operating temperature range (T_J = -40° C to +85°C), unless otherwise noted. Typical values are at T_J = +25°C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance, any input	ut	V _I = 0 V to 5 V		5		pF
		V_{DD}	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	6			μs
t _w Pulse Width		WDI	$V_{DD} > V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD},$ $V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns
t _d	Delay time		V _{DD} ≥ V _{IT} + 0.2 V, See timing diagram	60	100	140	ms
t _(tout)	Watchdog time-out		V _{DD} > V _{IT} + 0.2 V, See timing diagram	0.48	0.8	1.12	s
	Propagation (delay) time,	V _{DD} to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	
t _{PHL}	high-to-low-level output	PFI to PFO	$V_{IL} = V_{PFI} - 0.2 \text{ V},$ $V_{IH} = V_{PFI} + 0.2 \text{ V}$		3	5	μs
	Transition time	V _{DD} to V _{BAT}				3	μs

TIMING DIAGRAM




Table 1. FUNCTION TABLE

V _{DD} > V _{IT}	V _{DD} > V _{BAT}	V _{OUT}	RESET
0	0	V_{BAT}	0
0	1	V_{DD}	0
1	0	V_{DD}	1
1	1	V_{DD}	1




Table 2. PFO FUNCTION TABLE

PFI > V _{PFI}	PFO					
0	0					
1	1					
CONDITION: $V_{DD} > V_{DD(MIN)}$						

Table 3. TERMINAL FUNCTIONS

TERMINAL				
NAME	NO.	I/O	DESCRIPTION	
GND	3	I	Ground	
PFI	4	I	Power-fail comparator input	
PFO	5	0	Power-fail comparator output; asserts low when PFI < 1.15 V	
RESET	7	0	Active-low push-pull reset output	
V_{BAT}	8	I	Backup-battery input	
V_{DD}	2 I		Input supply voltage	
V _{OUT}	1	0	Supply output	
WDI	6	1	Watchdog input. Should be left floating if not used.	

FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
-	Static drain-source on-state resistance (V _{DD} to V _{OUT})	vs Output current	3
r _{DS(on)}	Static drain-source on-state resistance (V _{BAT} to V _{OUT})	vs Output current	4
I _{DD}	Supply current	vs Supply voltage	5
V _{IT}	Input threshold voltage at RESET	vs Free-air temperature	6
V	High-level output voltage at RESET	vs High-level output current	7, 8
V _{OH}	High-level output voltage at PFO	vs High-level output current	9, 10
V _{OL}	Low-level output voltage at RESET	vs Low-level output current	11, 12
	Minimum pulse duration at V _{DD}	vs Threshold voltage overdrive at V _{DD}	13
	Minimum pulse duration at PFI	vs Threshold voltage overdrive at PFI	14

STATIC DRAIN-SOURCE ON-STATE RESISTANCE (V_{DD} to V_{OUT}) vs OUTPUT CURRENT




Figure 1.

STATIC DRAIN-SOURCE ON-STATE RESISTANCE (V_{BAT} to V_{OUT}) vs OUTPUT CURRENT





Figure 2.





INPUT THRESHOLD VOLTAGE AT RESET vs FREE-AIR TEMPERATURE





Figure 3. Figure 4.

HIGH-LEVEL OUTPUT VOLTAGE AT RESET





HIGH-LEVEL OUTPUT VOLTAGE AT RESET vs HIGH-LEVEL OUTPUT CURRENT




Figure 6.

HIGH-LEVEL OUTPUT VOLTAGE AT PFO vs HIGH-LEVEL OUTPUT CURRENT




Figure 8.

HIGH-LEVEL OUTPUT VOLTAGE AT PFO vs HIGH-LEVEL OUTPUT CURRENT




Figure 7.

LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT





Figure 9.








Figure 10.




Figure 11.

MINIMUM PULSE DURATION AT PFI

THRESHOLD VOLTAGE OVERDRIVE AT PFI $V_{DD} = 1.65 \text{ V}$ 4.6 Minimum Pulse Duration at PFI – $\,\mu$ s 4.2 3.8 3.4 3 2.6 2.2 1.8 1.4 0.6 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 0 0.1 Threshold Voltage Overdrive at PFI - V Figure 12.



DETAILED DESCRIPTION

BATTERY FRESHNESS SEAL (TPS3617 Only)

The battery freshness seal of the TPS3617 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to V_{BAT} should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V_{BAT} ($V_{BAT} > V_{BAT(min)}$).
- 2. Ground PFO.
- 3. Connect PFI to V_{DD} (PFI = V_{DD}).
- 4. Connect V_{DD} to power supply $(V_{DD} > V_{IT})$ and keep connected for 5 ms < t < 35 ms.

The battery freshness seal mode is disabled by the positive-going edge of RESET when V_{DD} is applied.

POWER-FAIL COMPARATOR (PFI AND PFO)

An additional comparator monitors voltages other than the nominal supply voltage. The power-fail-input (PFI) can be compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold $(V_{(PFI)})$ of 1.15 V typical, the power-fail output (\overline{PFO}) goes low. If it goes above $V_{(PFI)}$ plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors it is possible to supervise any voltages above $V_{(PFI)}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of the sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave the \overline{PFO} unconnected.

WATCHDOG

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to toggle the watchdog input within 0.8 s typically, to avoid a timeout from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and should be retriggered internally. See Figure 13 for the watchdog timing diagram.




Figure 13. Watchdog Timing



DETAILED DESCRIPTION (continued)


SAVING CURRENT WHILE USING THE WATCHDOG

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. $5.0 \text{ V}/40 \text{ k}\Omega \approx 125 \,\mu\text{A}$ can flow into WDI.

BACKUP-BATTERY SWITCHOVER

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup battery is installed at V_{BAT} , the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD} , these supervisors should not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD} . V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} falls below V_{IT} and V_{BAT} is greater than V_{DD} . When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT} , or until V_{DD} rises above the reset threshold V_{IT} . V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.

FUNCTION TABLE						
$V_{DD} > V_{BAT}$	$V_{DD} > V_{IT}$	V _{OUT}				
1	1	V_{DD}				
1	0	V_{DD}				
0	1	V _{DD}				
0	0	V_{BAT}				



V_{BAT} – Backup-Battery Supply Voltage

Figure 14. V_{DD} – V_{BAT} Switchover



www.ti.com 6-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS3617-50DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASD	
TPS3617-50DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASD	Samples
TPS3618-50DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANK	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


www.ti.com 6-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

ar amonorio di cinomina												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3617-50DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3618-50DGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3617-50DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS3618-50DGKT	VSSOP	DGK	8	250	358.0	335.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated