

TPS54429

SLVSAS1-FEBRUARY 2011

7V to 18V Input, 4.5-A Synchronous Step-Down (SWIFT™) Converter

Check for Samples: TPS54429

FEATURES

- D-CAP2[™] Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V_{IN} Input Voltage Range: 7 V to 18 V
- Output Voltage Range: 0.76 V to 5.5 V
- Highly Efficient Integrated FET's Optimized for Lower Duty Cycle Applications


 – 63 mΩ (High Side) and 55 mΩ (Low Side)
- High Efficiency, less than 10 µA at shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 700-kHz Switching Frequency (f_{sw})
- Cycle By Cycle Over Current Limit
- Power Good Output


APPLICATIONS

- Wide Range of Applications for Low Voltage
 System
 - Digital TV Power Supply
 - High Definition Blu-ray Disc[™] Players
 - Networking Home Terminal
 - Digital Set Top Box (STB)

DESCRIPTION

The TPS54429 is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54429 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54429 uses the D-CAP2[™] mode control which provides a very fast transient response with no external compensation components. The TPS54429 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 7-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable soft start time and a power good function. The TPS54429 is available in the 14-pin HTSSOP package, and designed to operate from -20°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SWIFT, D-CAP2, PowerPAD are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association.

TPS54429

www.ti.com

XAS

SLVSAS1-FEBRUARY 2011

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

T _A	PACKAGE ^{(2) (3)}	ORDERABLE PART NUMBER	PIN	TRANSPORT MEDIA	ECO PLAN							
–20°C to 85°C	PowerPAD™	TPS54429PWP	14	Tube	Green							
-20 C 10 85 C	(HTSSOP) – PWP	TPS54429PWPR	14	Tape and Reel	(RoHS & no Sb/Br)							

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) All package options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			VA	LUE	UNIT
			MIN	MAX	
		VIN1, VIN2 EN	-0.3	20	
		VBST	-0.3	26	
VI	Input voltage	VBST (10 ns transient)	-0.3	28	
	range	VFB VO, SS, PG	-0.3	6.5	
		SW1, SW2	-2	20	V
		SW1, SW2 (10 ns transient)	-3	22	
	Output voltage	VREG5	-0.3	6.5	
Vo	range	PGND1, PGND2	-0.3	0.3	
V_{diff}	Voltage from GNI	to POWERPAD	-0.2	0.2	
ESD	Electrostatic	Human Body Model (HBM)		2	kV
rating	discharge	Charged Device Model (CDM)		500	V
TJ	Operating junction	n temperature	-20	150	- °C
T _{stg}	Storage temperat	ure	-55	150	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS54429	
	THERMAL METRIC ⁽¹⁾	PWP	UNITS
		14 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	55.6	
θ _{JCtop}	Junction-to-case (top) thermal resistance	51.3	
θ_{JB}	Junction-to-board thermal resistance	26.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.8	C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.6	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	4.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Supply input voltage range		7	18	V
		VBST	-0.3	24	
VI		VBST(10 ns transient)	-0.3	27	
		SS, PG	-0.1	5.7	
		EN	-0.1	18	N/
	Input voltage range	VO, VFB	-0.1	5.5	V
		SW1, SW2	-1.8	18	
		SW1, SW2 (10 ns transient)	-3	21	
		PGND1, PGND2	-0.1	0.1	
Vo	Output voltage range	VREG5	-0.1	5.7	V
I _O	Output Current range	I _{VREG5}	0	10	mA
T _A	Operating free-air temperature		-20	85	°C
TJ	Operating junction temperature		-20	150	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{IN} = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I _{VIN}	Operating - non-switching supply current	V_{IN} current, $T_A = 25^{\circ}C$, EN = 5 V, $V_{FB} = 0.8$ V		850	1300	μA
IVINSDN	Shutdown supply current	V_{IN} current, $T_A = 25^{\circ}C$, EN = 0 V		1.8	10	μA
LOGIC TI	HRESHOLD	•	-i-			
V _{ENH}	EN high-level input voltage	EN	2			V
V _{ENL}	EN low-level input voltage	EN			0.48	V
V _{FB} VOL	TAGE AND DISCHARGE RESISTANCE					
		$T_A = 25^{\circ}C$, $V_O = 1.05$ V, continuous mode	757	765	773	
V _{FBTH}	V _{FB} threshold voltage	$T_A = 0^{\circ}C$ to 85°C, $V_O = 1.05$ V, continuous mode ⁽¹⁾	753		777	mV
		$T_A = -20^{\circ}$ C to 85°C, $V_O = 1.05$ V, continuous mode ⁽¹⁾	751		779	
I _{VFB}	V _{FB} input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μA
R _{Dischg}	V _O discharge resistance	EN = 0 V, V _O = 0.5 V, T _A = 25°C		50	100	Ω
V _{REG5} OL	ITPUT	•	-			
V _{VREG5}	V _{REG5} output voltage	$T_A = 25^{\circ}C, 7.0 V < V_{IN} < 18 V,$ 0 < I _{VREG5} < 5 mA	5.3	5.5	5.7	V
V_{LN5}	Line regulation	7.0 V < V _{IN} < 18 V, I _{VREG5} = 5 mA			20	mV
V_{LD5}	Load regulation	0 mA < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	V _{IN} = 7 V, V _{REG5} = 4 V, T _A = 25°C		70		mA
MOSFET	•	•				
R _{dsonh}	High side switch resistance	25°C, V _{BST} - SW1,2 = 5.5 V		63		mΩ
R _{dsonl}	Low side switch resistance	25°C		55		mΩ

(1) Not production tested.

SLVSAS1-FEBRUARY 2011

www.ti.com

Texas Instruments

ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range, V_{IN} = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURREN	T LIMIT		·			
I _{ocl}	Current limit	$L_{OUT} = 1.5 \ \mu H^{(2)}$, $T_A = -20^{\circ}C$ to $85^{\circ}C$	5.2	5.9	8.0	А
THERMA	L SHUTDOWN		i			
-	The second short design three should	Shutdown temperature ⁽²⁾		165		°C
T _{SDN}	Thermal shutdown threshold	Hysteresis ⁽²⁾		30		-0
ON-TIME	TIMER CONTROL		i			
T _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V		145		ns
T _{OFF(MIN)}	Minimum off time	$T_A = 25^{\circ}C, V_{FB} = 0.7 V$		260	310	ns
SOFT ST	ART	¹	ŀ			
I _{SSC}	SS charge current	$V_{SS} = 0 V$	1.4	2.0	2.6	μA
I _{SSD}	SS discharge current	V _{SS} = 0.5 V	0.1	0.2		mA
POWER	GOOD	•	ł			
	DO threads also	V _{FB} rising (good)	85	90	95	%
V _{THPG}	PG threshold	V _{FB} falling (fault)		85		%
I _{PG}	PG sink current	PG = 0.5 V	2.5	5		mA
OUTPUT	UNDERVOLTAGE AND OVERVOLT	AGE PROTECTION	·			
V _{OVP}	Output OVP trip threshold	OVP detect	115	120	125	%
TOVPDEL	Output OVP prop delay			10		μs
		UVP detect	60	65	70	%
V _{UVP}	Output UVP trip threshold	Hysteresis		10		%
TUVPDEL	Output UVP delay			0.25		ms
T _{UVPEN}	Output UVP enable delay	Relative to soft-start time		x 1.7		
UVLO		· · · ·	l.			
		Wake up V _{REG5} voltage	3.5	3.8	4.1	. <i>.</i>
V _{UVLO}	UVLO threshold	Hysteresis V _{REG5} voltage	0.23	0.35	0.47	V

(2) Not production tested.



DEVICE INFORMATION



PIN FUNCTIONS

PIN		DECODIDITION
NAME	NO.	DESCRIPTION
VO	1	Connect to output of converter. This terminal is used for On-Time Adjustment.
VFB	2	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	5.5 V power supply output. A capacitor (typical 1 $\mu F)$ should be connected to GND. VREG5 is not active when EN is low.
SS	4	Soft-start control. A external capacitor should be connected to GND.
GND	5	Signal ground pin
PG	6	Open drain power good output
EN	7	Enable control input. EN is active high and must be pulled up to enable the device.
PGND1, PGND2	8, 9	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.
SW1, SW2	10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.
VBST	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin.
VIN1, VIN2	13, 14	Power input and connected to high side NFET drain. Supply input for 5-V internal linear regulator for the control circuitry.
PowerPAD™	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.

TPS54429 SLVSAS1 – FEBRUARY 2011

Texas Instruments



VIN -30% Ш UV VIN2 14 VIN1 <u>vo |</u> 13 OV +20% VREG5 **Control Logic** ¥ 0 Ref ╟┓ SS + PWM 1 shot SW VFB VO 11 10 ξ XÇÓN ď Ceramic _____ VREG5 VREG5 GND -PGND SS 9 8 SW ♦SS Softstart \Leftrightarrow (OCP PGND PGND PGND GND 5 GND --GND VIN Ref PG 6 10% UV 🕂 VREG5 ov 🔸 Protection UVLO-UVLO Logic EN 1 ΕN TSD-0-Logic REF ► Ref



OVERVIEW

The TPS54429 is a 4.5-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2[™] mode control. The fast transient response of D-CAP2[™] control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54429 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2[™] mode control. D-CAP2[™] mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2[™] mode control.

PWM Frequency and Adaptive On-Time Control

TPS54429 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54429 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, $2-\mu A$ current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is $2 \mu A$.

$$Tss(ms) = \frac{C6(nF) \bullet Vref}{Iss(\mu A)} = \frac{C6(nF) \bullet 0.765}{2}$$
(1)

The TPS54429 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

Power Good

The TPS54429 has a power-good open drain output. The power good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage is within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. If the PG output is pulled up to VREG5, the resister value, which is connected between PG and VREG5, must be in the range of 20k ohm to 150k ohm. If the feedback voltage goes under 15% of the target value, the power good signal becomes low after a 5 μ s internal delay.

SLVSAS1-FEBRUARY 2011



VREG5

VREG5 is an internally generated voltage source used by the TPS54429. It is derived directly from the input voltage and is nominally regulated to 5.5 V when the input voltage is above 5.6 V. The output of the VREG5 regulator is the input to the internal UVLO function. VREG5 must be above the UVLO wake up threshold voltage (3.8 V typical) for the TPS54429 to function. Connect a 1.0 μ F capacitor between pin 3 of the TPS54429 and power ground for proper regulation of the VREG5 output. The VREG5 output voltage is available for external use and can typically source up to 70 mA. The VREG5 output is disabled when the TPS54429 EN pin is open or pulled low.

Output Discharge Control

TPS54429 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The output is discharged by an internal 50- Ω MOSFET which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the measured voltage is above the voltage proportional to the current limit, the device constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. The converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current is one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output under-voltage protection circuit to be activated. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

Over/Under Voltage Protection

The TPS54429 detects over and undervoltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. When the feedback voltage becomes lower than 65% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the device latches off both internal top and bottom MOSFET.

UVLO Protection


Undervoltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than UVLO threshold voltage, the TPS54429 is shut off. This is protection is non-latching.

Thermal Shutdown


Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 165°C), the TPS54429 shuts off. This protection is non-latching.



TPS54429 SLVSAS1-FEBRUARY 2011




TPS54429 SLVSAS1 – FEBRUARY 2011



Texas

NSTRUMENTS







DESIGN GUIDE

Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple





Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 and Equation 3 to calculate V_{OUT} .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \cdot \left(1 + \frac{R1}{R2}\right) \tag{2}$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \bullet V_{OUT_SET}) \bullet \left(1 + \frac{R1}{R2}\right)$$
(3)

Where:

 V_{OUT_SET} = Target V_{OUT} voltage.

Output Filter Selection

The output filter used with the TPS54429 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}} \tag{4}$$

(4)



At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54429. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2[™] introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1

Output Voltage (V)	R1 (k Ω)	R2 (k Ω)	C4 (pF) ⁽¹⁾	L1 (μΗ)	C8 + C9 (µF)
1	6.81	22.1		1.5	22 - 68
1.05	8.25	22.1		1.5	22 - 68
1.2	12.7	22.1		1.5	22 - 68
1.5	23.2	22.1		1.5	22 - 68
1.8	30.1	22.1	10 - 22	2.2	22 - 68
2.5	49.9	22.1	10 - 22	2.2	22 - 68
3.3	73.2	22.1	10 - 22	2.2	22 - 68
5	121	22.1	10 - 22	3.3	22 - 68

Table 1.	Recommended	Component	Values
----------	-------------	-----------	--------

(1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for f_{SW} .

Use 700 kHz for f_{SW} . Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$Ilp - p = \frac{V_{OUT}}{V_{IN(max)}} \bullet \frac{V_{IN(max)} - V_{OUT}}{L_O \bullet f_{SW}}$$
(5)

$$I_{lpeak} = I_o + \frac{Ilp - p}{2} \tag{6}$$

$$I_{Lo(RMS)} = \sqrt{I_o^2 + \frac{1}{12} I l p - p^2}$$
(7)

For this design example, the calculated peak current is 4.97A and the calculated RMS current is 4.508 A. The inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54429 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22uF to 68uF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_o \bullet f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22uF output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.271A and each output capacitor is rated for 4A.

Input Capacitor Selection

τ1

The TPS54429 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. An additional 0.1 μ F capacitor from pin 14 to ground is recommended to improve the stability of the over-current limit function. The capacitor voltage rating needs to be greater than the maximum input voltage.

^{© 2011,} Texas Instruments Incorporated



Bootstrap Capacitor Selection

A 0.1 μ F ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

VREG5 Capacitor Selection

A 1.0 µF ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

THERMAL INFORMATION

This PowerPad[™] package incorporates an exposed thermal pad that is designed to be directly to an external heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD[™] package and how to use the advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD[™] Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD[™] Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 14. Thermal Pad Dimensions



LAYOUT CONSIDERATIONS

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. VIN Capacitor should be placed as near as possible to the device.





TPS54429

SLVSAS1-FEBRUARY 2011



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54429PWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 85	54429	Samples
TPS54429PWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 85	54429	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54429PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

10-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54429PWPR	HTSSOP	PWP	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

10-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS54429PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54429PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5

PWP 14

GENERIC PACKAGE VIEW

PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP (R-PDSO-G14)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G14) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.



PWP (R-PDSO-G14)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G14) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.




PWP0014K



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0014K

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0014K

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated