features


- Regulated 3-V or 3.3-V Output Voltage With up to 20-mA Output Current From a 0.9-V to 1.8-V Input Voltage Range
- High Power Conversion Efficiency (up to 90%) Over Wide Output Current Range, Optimized for 1.2-V Battery Voltage
- Snooze Mode for Improved Efficiency at Low-Output Current
- Additional Output With 2 Times V_I (OUT1)
- Device Quiescent Current Less Than 2 μA
- Supervisor Included; Open Drain or Push-Pull Power Good Output
- No Inductors Required/Low EMI
- Only Five Small, 1-μF Ceramic Capacitors Required
- Microsmall 10-Pin MSOP Package

description

The TPS6031X step-up, regulated charge pumps generate a 3-V \pm 4% or 3.3-V \pm 4% output voltage from a 0.9-V to 1.8-V input voltage (one alkaline, NiCd, or NiMH battery).


applications


- Pagers
- Battery-Powered Toys
- Portable Measurement Instruments
- Home Automation Products
- Medical Instruments (Like Hearing Instruments)
- Metering Applications Using MSP430 Microcontroller
- Portable Smart Card Readers



Only five small $1-\mu F$ ceramic capacitors are required to build a complete high-efficiency dc/dc charge pump converter. To achieve the high efficiency over a wide input voltage range, the charge pump automatically selects between a 3x or 4x conversion mode.

typical application circuit





Snooze mode improves efficiency at an output current in the range of 1 μA to 100 μA .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS362A - MAY 2001 - REVISED AUGUST 2001

description (continued)

Output 1 (OUT1) can deliver a maximum of 40 mA, from a 1-V input, with output 2 (OUT2) not loaded. OUT2 can deliver a maximum of 20 mA, from a 1-V input, with OUT1 not loaded. Both outputs can be loaded at the same time, but the total output current of the first voltage doubler must not exceed 40 mA. For example, the load at OUT1 is 20 mA and the load at output 2 is 10 mA.

In snooze mode, the devices operate with a typical operating current of 2 μ A, while the output voltage is maintained at 3.3 V $\pm 10\%$ or 3 V $\pm 10\%$, respectively. This is lower than the self-discharge current of most batteries. Load current in snooze mode is limited to 2 mA. If the load current increases above 2 mA, the output voltage drops further and the devices automatically exits the snooze mode and operate in normal mode to regulate to the nominal output voltage with higher output currents. The device is set into the snooze mode by taking the $\overline{\text{SNOOZE}}$ pin low, and is set into normal operating mode by taking the $\overline{\text{SNOOZE}}$ pin high.

A power-good function supervises the output voltage of OUT2 and can be used for power up and power down sequencing. Power-good (PG) is offered as either open-drain or push-pull output.

AVAILABLE OPTIONS


PART NUMBER†	MARKING DGS PACKAGE	OUTPUT CURRENT 1 [mA] [‡]	OUTPUT CURRENT 2 [mA]§	OUTPUT VOLTAGE 1 [V]	OUTPUT VOLTAGE 2 [V]	FEATURE
TPS60310DGS	ATG	40	20	2 x V _{IN}	3.3	Open-drain power-good output
TPS60311DGS	ATI	40	20	2 x V _{IN}	3	Open-drain power-good output
TPS60312DGS	ATK	40	20	2 x V _{IN}	3.3	Push-pull power-good output
TPS60313DGS	ATL	40	20	2 x V _{IN}	3	Push-pull power-good output

[†] The DGS package is available taped and reeled. Add R suffix to device type (e.g. TPS60310DGSR) to order quantities of 2500 devices per reel. ‡ If OUT2 is not loaded.



[§] If OUT1 is not loaded.

TPS60310 and TPS60311 functional block diagram



Terminal Functions

TERMIN	TERMINAL		DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
C1+	4		Positive terminal of the flying capacitor C1F			
C1-	2		Negative terminal of the flying capacitor C1F			
C2+	7		Positive terminal of the flying capacitor C2F			
C2-	8		Negative terminal of the flying capacitor C2F			
GND	9		GROUND			
OUT1	5	0	$ imes$ V $_{ extstyle{IN}}$ power output. Bypass OUT1 to GND with the output filter capacitor C $_{ extstyle{OUT1}}$.			
OUT2	6	0	Regulated 3.3-V power output (TPS60310, TPS60312) or 3-V power output (TPS60311, TPS60313), respectively			
			Bypass OUT2 to GND with the output filter capacitor C _(OUT2) .			
PG	10	0	Power good detector output. As soon as the voltage on OUT2 reaches about 98% of its nominal value this pin goes high.			
			Open drain output on TPS60310 and TPS60311. A pullup resistor should be connected between PG and OUT1 or OUT2.			
			Push-pull output stage on TPS60312 and TPS60313			
SNOOZE	1	I	ooze mode enable input SNOOZE = Low enables the snooze mode at low output current.			
			− SNOOZE = High disables the snooze mode.			
VIN	3	I	Supply input. Bypass V_{IN} to GND with a \geq 1- μ F capacitor.			



SLVS362A - MAY 2001 - REVISED AUGUST 2001

detailed description

operating principle

The TPS6031X charge pumps are voltage quadruplers that provide a regulated 3.3-V or 3-V output from a 0.9-V to 1.8-V input. They deliver a maximum load current of 20 mA. Designed specifically for space critical battery powered applications, the complete converter requires only five external capacitors and enables the design to use low-cost, small-sized, 1- μ F ceramic capacitors. The TPS6031X circuits consist of an oscillator, a voltage reference, an internal resistive feedback circuit, two error amplifiers, two charge pump stages with MOSFET switches, a shutdown/start-up circuit, and a control circuit.

snooze mode

The devices contain a circuit which dramatically reduces the quiescent current at light loads. This so called snooze mode must be enabled by pulling the SNOOZE pin low. When the output current decreases below the snooze mode threshold, the device enters the snooze mode. In snooze mode, the main error amplifier with 4% error and 50-μA supply current is disabled and a 10%, 2-μA regulator controls the output voltage.

start-up procedure

The start-up performance of the device is independent of the level of the snooze input. When voltage is applied to the input, CP1 will first enter a dc start-up mode during which the capacitor on OUT1 is charged up to about V_{IN} . After that, it starts switching to boost the voltage further up to about two times V_{IN} . CP1 first enters a dc start-up mode during which the capacitor on OUT1 is charged up to about V_{IN} . CP2 then follows and charges up the capacitor on OUT2 to about the voltage on OUT1, after that, it also starts switching and boosts up the voltage to its nominal value. The voltage at the \overline{SNOOZE} pin must not exceed the highest voltage applied to the device.

NOTE:

During start-up with $V_{OLIT} = 0 \text{ V}$, the highest voltage is the input voltage.

power-good detector

The power-good output is an open-drain output on the TPS60310 and TPS60311 or a push-pull output on the TPS60312 and TPS60313. The PG-output pulls low when the output of OUT2 is out of regulation. When the output rises to within 98% of regulation, the power-good output goes active high. In shutdown, power-good is pulled low. In normal operation, an external pullup resistor with the TPS60310 and TPS60311 is typically used to connect the PG pin to VOUT. The resistor should be in the 100-k Ω to 1-M Ω range. If the PG output is not used, it should remain unconnected. Output current at PG (TPS60312, TPS60313) reduces maximum output current at OUT2.

In snooze mode, the output voltage is sampled at a rate up to 2 ms and is applied to the power-good comparator. In normal mode, the output voltage is measured continuously.



SLVS362A - MAY 2001 - REVISED AUGUST 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage, V _I (IN to GND) (see Note 1)	0.3 V to 2 V
Output voltage, VO (OUT1, OUT2, EN, PG to GND) (see Note 1)	0.3 V to 3.6 V
Voltage, (C1+ to GND)	$-0.3 \text{ V to V}_{O(OUT1)} + 0.3 \text{ V}$
Voltage, (C1– to GND, C2– to GND)	
Voltage, (C2+ to GND)	$-0.3 \text{ V to V}_{O(OUT2)} + 0.3 \text{ V}$
Continuous power dissipation	See Dissipation Rating Table
Output current, IO (OUT1)	80 mA
Output current, IO (OUT2)	40 mA
Storage temperature range, T _{stg}	–55°C to 150°C
Maximum junction temperature, T _J	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A <25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DGS	424 mW	3.4 mW/°C	271 mW	220 mW

NOTE: The thermal resistance junction to ambient of the DGS package is $R_{TH-JA} = 294$ °C/W.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Input voltage, V _I	0.9		1.8	V
Output current (OUT2), IO(OUT2)			20	mA
Output current (OUT1), IO(OUT1)			40	mA
Input capacitor, C _I	1			μF
Flying capacitors, C1F, C2F		1		μF
Output capacitors, CO(1), CO(2)	1			μF
Operating junction temperature, T _J	-40		125	°C



NOTE 1: The voltage at SNOOZE and PG can exceed IN up to the maximum rated voltage without increasing the leakage current drawn by these pins.

SLVS362A - MAY 2001 - REVISED AUGUST 2001

electrical characteristics at C_{IN} = C1F = C2F = C_(OUT1) = C_(OUT2) = 1 μ F, T_C = -40°C to 85°C, V_{IN} = 1 V, V_(SNOOZE) = V_{IN} (unless otherwise noted)

	PARAMETER		TEST CON	NDITIONS	MIN	TYP	MAX	UNIT		
V _{IN}	Supply voltage range				0.9		1.8	V		
			$V_{IN} \ge 1.1 \text{ V}, I_{O(OU)}$ $I_{(PG,1)} = 0 \text{ mA}$	T2) = 0 mA,	40					
lO(OUT1)	Maximum output current for TPS60310,		$V_{IN} = 0.9 \text{ V}, I_{O(OU)}$ $I_{(PG,1)} = 0 \text{ mA}$	T_{2}) = 0 mA,	20			m _A		
	TPS60312		$V_{IN} \ge 1.1 \text{ V}, I_{O(OU)}$ $I_{(PG,1)} = 0 \text{ mA}$	T1) = 0 mA,	20			mA		
IO(OUT2)			$V_{IN} = 0.9 \text{ V}, I_{O(OU)}$ $I_{(PG,1)} = 0 \text{ mA}$	T1) = 0 mA,	10					
lo (ou = o			$V_{IN} \ge 1.1 \text{ V}, I_{O(OL)}$ $I_{(PG,1)} = 0 \text{ mA}$	JT2) = 0 mA,	40					
IO(OUT1)	Maximum output current for TPS60 TPS60313)311,	$V_{IN} = 0.9 \text{ V}, I_{O(OU)}$ $I_{(PG,1)} = 0 \text{ mA}$	T_{2}) = 0 mA,	20			mA		
lo (OLITO)	17300313		$V_{IN} \ge 1 \text{ V}, I_{O(OUT)}$ $I_{(PG,1)} = 0 \text{ mA}$	1) = 0 mA,	20			IIIA		
IO(OUT2)			$V_{IN} = 0.9 \text{ V}, I_{O(OU^{-1}(PG,1))} = 0 \text{ mA}$ 1.1 V < V _{IN} < 1.8 V,	,	12					
				nA	3.17	3.3	3.43	V		
VO(OUT2)	Output voltage for TPS60310, TPS	$0.9 \text{ V} < \text{V}_{\text{IN}} < 1.1 \text{ V},$ $\text{I}_{\text{O}(\text{OUT1})} = 0 \text{ mA}, \text{ I}_{\text{O}}$		3.17	3.3	3.43				
			0.9 V < V _{IN} < 1.8 V, 0 < I _O (OUT2) < 1 m, 0 < I _O (OUT1) < 2 m,	A or	2.85	3.3	3.6	S V		
			1 V < V _{IN} < 1.8 V, I _O (OUT1) = 0 mA, 0 < I _O (OUT2) < 20 m	nA	2.88	3	3.12	V		
VO(OUT2)	Output voltage for TPS60311, TPS	60313	V _{IN} > 1.65 V, I _{O(OU} 25 μA < I _{O(OUT2)} <	JT1) = 0 mA, : 20 mA	2.88	3	3.15	-		
			0.9 V < V _{IN} < 1.8 V, 0 < I _O (OUT2) < 1 m, 0 < I _O (OUT1) < 2 m,	A òr	2.6	3.3	3.27	V		
V	Output voltage ripple	OUT2	$I_{O(OUT2)} = 20 \text{ mA},$	$I_{O(OUT1)} = 0 \text{ mA}$		30		m\/		
V _P -P	Output voltage ripple	OUT1	IO(OUT1) = 40 mA,	IO(OUT2) = 0 mA		60		mVP_P		
I_Q	Quiescent current (no-load input co	urrent)		V _{IN} = 1.8 V		35	70	μΑ		
lan	Outcocont oursely ourselt in anough	d-	$V_{IN} = 1.65 \text{ V}, V_{C}$ $T_{C} = 60^{\circ}\text{C}$	SNOOZE) = 0 V ,		2	10	4		
I _(SQ)	Quiescent supply current in snooze	e mode	$V_{IN} = 1.65 \text{ V}, V_{C}$ $T_{C} \le 25^{\circ}\text{C}$	SNOOZE) = 0 V,		1.5	μA			
fosc	Internal switching frequency				470	700	900	kHz		
VIL(EN)	EN input low voltage		V _{IN} = 0.9 V to 1.8 V				0.3×V _{IN}	V		
VIH(EN)	EN input high voltage		V _{IN} = 0.9 V to 1.8 V		0.7×V _{IN}			V		
l _{lkg}	EN input leakage current		$V_{(EN)} = 0 \text{ V or } V_{IN} \text{ or } V_{O(OUT1)}$	or V _{O(OUT2)} or		0.01	0.1	μΑ		
	LinSkip switching threshold		V _{IN} = 1.25 V			7.5		mA		
	Snooze mode threshold		V _{IN} = 1.25 V	IO(OUT1)	2		8	mA mA		
				IO(OUT2)	L 1		4	шА		



TPS60310, TPS60311, TPS60312, TPS60313 SINGLE-CELL TO 3-V/3.3-V, 20-mA DUAL OUTPUT, HIGH-EFFICIENCY CHARGE PUMP WITH SNOOZE MODE SLVS362A - MAY 2001 - REVISED AUGUST 2001

electrical characteristics at C_{IN} = C1F = C2F = C_(OUT1) = C_(OUT2) = 1 μ F, T_C = -40°C to 85°C, V_{IN} = 1 V, V_(SNOOZE) = V_{IN} (unless otherwise noted) (continued)

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Chart sinsuit surrent	V 4.0.V	$V_{O(OUT2)} = 0 V$	5	20	50	A
Short circuit current	V _{IN} = 1.8 V	V _{O(OUT1)} = 0 V	2	80	150	mA
Output load regulation	$V_{IN} = 1.25 \text{ V}, T_{C} = 25^{\circ}\text{C}$ 2 mA < $I_{O(OUT2)}$ < 20 mA					%/mA
Outsid the secondaries	1 V < V _{IN} < 1.65 V, T _C = 25°C, I _O (OUT) = 10 mA		0.75			%/V
Output line regulation	1 V < V _{IN} < 1.65 V, T _C = 25°C, I _O (OUT2) = 1 mA, V(SNOOZE) = 0 V		1			%/V
No load start-up time				400		μs
Impedance of first charge pump stage				4.0		Ω
	V _{IN} ≥ 1.1 V		165 330			Ω
Start-up performance at OUT2 (minimum start-up load resistance)	V _{IN} ≥ 1 V					
redictariou	V _{IN} = 0.9 V		1000			
Startup performance at OUT1 (minimum start-up load resistance)	V _{IN} = 1 V		500			Ω

electrical characteristics for power good comparator of devices TPS6031X at T_C = -40°C to 85°C, V_{IN} = 1 V and $V_{(SNOOZE)}$ = V_{IN} (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(PG)	Power-good trip voltage		VO ramping positive		V _O – 1%	٧o	V
V _{hys}	Power-good trip voltage hysteresis		VO ramping negative		10%		
VOL	Power-good output voltage low		$V_O = 0 \text{ V}, I_{(PG)} = 1.6 \text{ mA}$			0.3	V
		TPS60310	$V_O = 3.3 \text{ V}, \ V_{(PG)} = 3.3 \text{ V}$		0.01	0.1	
llkg	Power-good leakage current		$V_O = 3 \text{ V}, \ V_{(PG)} = 3 \text{ V}$		0.01	0.1	μΑ
.,	B	TPS60312		3			.,
VOH	Power-good output voltage high	TPS60313	$I_{O(PG)} = -5 \text{ mA}$	2.7			V
I _{O(PG,1)}	Output current at power good (source)	TPS60312, TPS60313		-5			mA
I _{O(PG,0)}	Output current at power good (sink)	All devices	V _(PG) = 0 V	1.6			mA
R _(PG,1)	Output resistance at power good	TPS60312, TPS60313	V(PG) = VO(OUT2)		15		Ω
R(PG,0)	, -	All devices	V _(PG) = 0 V		100		Ω


TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE		
η	Efficiency	vs Output current (TPS60310 and TPS60311)	1, 2		
IS	Supply current	vs Output current	3		
IQ	Quiescent current	vs Input voltage	4		
VO(OUT2)	Output voltage at OUT2	vs Output current (TPS60310 and TPS60311)	5, 6		
VO(OUT1)	Output voltage at OUT1	vs Output current at 25°C, V _I = 0.9 V, 1.1 V, 1.25 V, 1.4 V, 1.6 V, 1.8 V	7		
VO(OUT2)	Output voltage at OUT2	vs Input voltage (TPS60310 and TPS60311)	8, 9		
VO(OUT1)	Output voltage at OUT1	vs Input voltage (TPS60310 and TPS60311)	10		
VO(OUT2)	Output voltage at OUT2	vs Free-air temperature (TPS60310, TPS60312, TPS60311, and TPS60313)	11, 12		
VO(OUT2)	Output voltage ripple at OUT2		13		
	Minimum input voltage	vs Output current for TPS60310, TPS60312, TPS60311, and TPS60313	14, 15		
	Start-up timing enable		16		
	Switching frequency	vs Input voltage	17		
	Load transient response		18		
	Line transient response		19		
VO	Output voltage	vs Time	20		
	Output voltage ripple in Snooze mode				

TYPICAL CHARACTERISTICS











40

0

I_O – Output Current (OUT2) – mA Figure 5 10

0


20

IO - Output Current (OUT2) - mA


Figure 6


30

40









TPS6031x
OUTPUT VOLTAGE RIPPLE (OUT2)





Figure 13



TPS60311, TPS60313 MINIMUM INPUT VOLTAGE vs **OUTPUT CURRENT** 1.20 1.15 V_{I(min)} Minimum Input Voltage – V 1.10 1.05 1.00 0.95 0.90 0.85 T_A = 85°C 0.80 = 25°C -40°C 0.75 0.70 0.10 100 10 IO - Output Current - mA

Figure 15




Figure 16

SWITCHING FREQUENCY vs **INPUT VOLTAGE** 730 T_A = 85°C 720 Switching Frequency - kHz 710 700 $T_A = 25^{\circ}C$ 690 T_A = −40°C 680 670 660 650 8.0 V_I - Input Voltage - V Figure 17




Figure 18

LINE TRANSIENT RESPONSE




Figure 19

OUTPUT VOLTAGE

vs TIME




Figure 20

OUTPUT VOLTAGE RIPPLE IN SNOOZE MODE




Figure 21

APPLICATION INFORMATION

design procedure

capacitor selection

The TPS6031X devices require only five external capacitors. Their values are closely linked to the required output current and the output noise and ripple requirements. It is possible to only use 1-μF capacitors of the same type.

The input capacitor improves system efficiency by reducing the input impedance and stabilizing the input

The minimum required capacitance of the output capacitor (C_0) that can be selected is 1 μ F. Depending on the maximum allowed output ripple voltage, larger values can be chosen. Table 1 shows capacitor values recommended for low output voltage ripple operation. A recommendation is given for the smallest size.

Table 1. Recommended Capacitor Values for Low-Output Voltage Ripple Operation

V _{IN}	IO(OUT2)	C _{IN} [μF]	^C χϝ [μ F]	^C OUT [μF]	V _{P-P} [mV] AT 20 mA/	
[4]	رداند	CERAMIC	CERAMIC	CERAMIC	V _{IN} = 1.1 V	
0.91.8	020	1	1	1	16	
0.91.8	020	1	1	2.2	10	
0.91.8	020	1	1	10 // 0.1	6	

Table 2. Recommended Capacitors

MANUFACTURER	PART NUMBER	SIZE	CAPACITANCE	TYPE
Taiyo Yuden	UMK212BJ104MG	0805	0.1 μF	Ceramic
	LMK212BJ105KG	0805	1 μF	Ceramic
	LMK212BJ225MG	0805	2.2 μF	Ceramic
	JMK316BJ475KL	1206	4.7 μF	Ceramic
AVX	0805ZC105KAT2A	0805	1 μF	Ceramic
	1206ZC225KAT2A	1206	2.2 μF	Ceramic

Table 3 lists the manufacturers of recommended capacitors. However, ceramic capacitors will provide the lowest output voltage ripple due to their typically lower ESR.

Table 3. Recommended Capacitor Manufacturers

MANUFACTURER	CAPACITOR TYPE	INTERNET
Taiyo Yuden	X7R/X5R ceramic	www.t-yuden.com
AVX	X7R/X5R ceramic	www.avxcorp.com
Vishay	X7R/X5R ceramic	www.vishay.com
Kemet	X7R/X5R ceramic	www.kemet.com
TDK	X7R/X5R ceramic	www.component.tdk.com



APPLICATION INFORMATION

capacitor selection (continued)




Figure 22. Typical Operating Circuit

For the maximum output current and best performance, five ceramic capacitors of 1 μ F are recommended. For lower currents or higher allowed output voltage ripple, other capacitors can be used. It is recommended that the input and output capacitors have a minimum value of 1 μ F. This value is necessary to assure a stable operation of the system due to the linear mode. With flying capacitors lower than 1 μ F, the maximum output power decreases. This means that the device works in the linear mode with lower output currents.

output filter design

The power-good output is capable of driving light loads up to 5 mA (see Figure 23). Therefore, the output resistance of the power-good pin with the output capacitor, can be used as an RC-filter.




Figure 23. TPS60312, TPS60313 Push-Pull Power-Good Output-Stage as Filtered Supply



APPLICATION INFORMATION

output filter design (continued)

Due to R_(PG,1), an output filter can easily be formed with an output capacitor (C_{PG}). Cutoff frequency is given

$$f_{C} = \frac{1}{2\pi R_{(PG,1)}^{C} PG} \tag{1}$$

and ratio V_O/V_I for the ac ripple is: $\left| \frac{V(PG,1)}{V_O(OUT2)} \right| = \frac{1}{\sqrt{1 + \left(2\pi f R_{(PG,1)}C_{PG}\right)^2}}$ (2)

with $R_{(PG,1)} = 15 \Omega$, $C_{PG} = 0.1 \mu F$, and f = 600 kHz (at nominal switching frequency)

$$\left| \frac{V_{(PG,1)}}{V_{O(OUT2)}} \right| = 0.175$$
 (3)

Load current sourced by power-good output reduces maximum output current at OUT2. During start-up (power-good going high) current charging C_{PG} discharges $C_{(OUT2)}$. Therefore, C_{PG} must not be larger than C_{PG} \leq 0.1 C_(OUT2) or the device does not start. By charging \hat{C}_{PG} through C_(OUT2), the output voltage at OUT2 decreases. If the capacitance of CPG is to large, the circuit detects power bad. The power-good output goes low and discharges CPG. Then the cycle starts again. Figure 24 shows a configuration with an LC-post filter to further reduce output ripple and noise.




Figure 24. LC-Post Filter

Table 4. Recommended Values for Lowest Output Voltage Ripple

V _{IN} [V]	IO(OUT2) [mA]	C _{IN} [μF] CERAMIC	C _{XF} [μF] CERAMIC	C _{OUT} [μF] CERAMIC	Lp[μH]	C _P [μF] CERAMIC	V _P (OUT) V _P -p[mV]
0.91.8	20	1	1	1	0.1	0.1 (X7R)	16
0.91.8	20	1	1	1	0.1	1 // 0.1 (X7R)	12
0.91.8	20	1	1	1	1	0.1 (X7R)	14
0.91.8	20	1	1	1	1	1 // 0.1 (X7R)	3



APPLICATION INFORMATION

output filter design (continued)




Figure 25. Application With MSP430; PG as Supply for Analog Circuits

power dissipation

As given in the data sheet, the thermal resistance of the unsoldered package is $R_{\theta,JA} = 294$ °C/W. Soldered on the EVM, a typical thermal resistance of $R_{\theta,JA(EVM)} = 200^{\circ}C/W$ was measured.

The thermal resistance can be calculated using equation 4.

$$R_{\theta JA} = \frac{T_J^{-T}A}{P_D} \tag{4}$$

Where:

 T_J is the junction temperature.

T_A is the ambient temperature.
P_D is the power that needs to be dissipated by the device.

The maximum power dissipation can be calculated using equation 5.

$$P_{D} = V_{IN} \times I_{IN} - V_{O} \times I_{O} = V_{IN(max)} \times (3 \times I_{O} + I_{(SUPPLY)}) - V_{O} \times I_{O}$$

$$(5)$$

The maximum power dissipation happens with maximum input voltage and maximum output current:

At maximum load the supply current is approximately 2 mA.

$$P_D = 1.8 \text{ V} \times (3 \times 20 \text{ mA} + 2 \text{ mA}) - 3.3 \text{ V} \times 20 \text{ mA} = 46 \text{ mW}$$
 (6)

With this maximum rating and the thermal resistance of the device on the EVM, the maximum temperature rise above ambient temperature can be calculated using equation 7.

$$\Delta T_{,l} = R_{\theta,lA} \times P_{D} = 200^{\circ} \text{C/W} \times 46 \text{ mW} = 10^{\circ} \text{C}$$
 (7)

This means that internal dissipation increases T_{.1} by 10°C.

The junction temperature of the device must not exceed 125°C.

This means the IC can easily be used at ambient temperatures up to:

$$T_A = T_{J(max)} - \Delta T_J = 125^{\circ}C - 10^{\circ}C = 115^{\circ}C$$
 (8)

layout and board space

All capacitors should be soldered as close as possible to the IC. A PCB layout proposal for a two-layer board is shown in Figure 26. Care has been taken to connect all capacitors as close as possible to the circuit to achieve optimized output voltage ripple performance. The bottom layer is not shown in Figure 26. It only consists of a ground-plane with a single track between the two vias that can be seen in the left part of the top layer.



APPLICATION INFORMATION

layout and board space (continued)




Figure 26. Recommended PCB Layout for TPS6031X (top layer)

device family products

Other charge pump dc-dc converters in this family are:

Table 5. Product Identification


PART NUMBER	DESCRIPTION
TPS60100	2-cell to regulated 3.3-V, 200-mA low-noise charge pump
TPS60101	2-cell to regulated 3.3-V, 100-mA low-noise charge pump
TPS60110	3-cell to regulated 5-V, 300-mA low-noise charge pump
TPS60111	3-cell to regulated 5-V, 150-mA low-noise charge pump
TPS60120	2-cell to regulated 3.3-V, 200-mA high-efficiency charge pump with low-battery comparator
TPS60121	2-cell to regulated 3.3-V, 200-mA high-efficiency charge pump with power-good comparator
TPS60122	2-cell to regulated 3.3-V, 100-mA high-efficiency charge pump with low-battery comparator
TPS60123	2-cell to regulated 3.3-V, 100-mA high-efficiency charge pump with power-good comparator
TPS60124	2-cell to regulated 3-V, 200-mA high-efficiency charge pump with low-battery comparator
TPS60125	2-cell to regulated 3-V, 200-mA high-efficiency charge pump with power-good comparator
TPS60130	3-cell to regulated 5-V, 300-mA high-efficiency charge pump with low-battery comparator
TPS60131	3-cell to regulated 5-V, 300-mA high-efficiency charge pump with power-good comparator
TPS60132	3-cell to regulated 5-V, 150-mA high-efficiency charge pump with low-battery comparator
TPS60133	3-cell to regulated 5-V, 150-mA high-efficiency charge pump with power-good comparator
TPS60140	2-cell to regulated 5-V, 100-mA charge pump voltage tripler with low-battery comparator
TPS60141	2-cell to regulated 5-V, 100-mA charge pump voltage tripler with power-good comparator
TPS60200	2-cell to regulated 3.3-V, 100-mA low-ripple charge pump with low-battery comparator in MSOP10
TPS60201	2-cell to regulated 3.3-V, 100-mA low-ripple charge pump with power-good comparator in MSOP10
TPS60202	2-cell to regulated 3.3-V, 50-mA low-ripple charge pump with low-battery comparator in MSOP10
TPS60203	2-cell to regulated 3.3-V, 50-mA low-ripple charge pump with power-good comparator in MSOP10
TPS60210	2-cell to regulated 3.3-V, 100-mA low-ripple charge pump with ultralow operating current and low-battery comparator in MSOP10
TPS60211	2-cell to regulated 3.3-V, 100-mA low-ripple charge pump with ultralow operating current and power-good comparator in MSOP10
TPS60212	2-cell to regulated 3.3-V, 100-mA low-ripple charge pump with ultralow operating current and low-battery comparator in MSOP10
TPS60213	2-cell to regulated 3.3-V, 50-mA low-ripple charge pump with ultralow operating current and power-good comparator in MSOP10



MECHANICAL DATA

DGS (S-DPS-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

www.ti.com 22-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS60310DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATG	Samples
TPS60310DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATG	Samples
TPS60311DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATI	Samples
TPS60311DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATI	Samples
TPS60312DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATK	Samples
TPS60312DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATK	Samples
TPS60313DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATL	Samples
TPS60313DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ATL	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 22-Jul-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60310DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60311DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60312DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60313DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60310DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0
TPS60311DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0
TPS60312DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0
TPS60313DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS60310DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60311DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60312DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60313DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated