

## TPS61071-Q1 90% Efficient Synchronous Boost Converter With 600-mA Switch

### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 2:  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$  Ambient Operating Temperature Range
  - Device HBM Classification Level 1C
  - Device CDM Classification Level C6
- 90% Efficient Synchronous Boost Converter
  - 75-mA Output Current at 3.3 V From 0.9-V Input
  - 150-mA Output Current at 3.3 V From 1.8-V Input
- Device Quiescent Current: 19  $\mu\text{A}$  (Typical)
- Input Voltage Range: 0.9 V to 5.5 V
- Adjustable Output Voltage Up to 5.5 V
- Power-Save Mode Version Available for Improved Efficiency at Low Output Power
- Load Disconnect During Shutdown
- Overtemperature Protection
- Small 6-Pin Thin SOT Package

### 2 Applications

- Automotive Power Supplies
- Boost Power Supplies

### 3 Description

The TPS61071-Q1 device provides a power supply solution for products powered by lower-voltage DC rails or a one-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-ion or Li-polymer battery. Output currents can go as high as 75 mA, while using a single-cell alkaline, and discharge down to 0.9 V. The device can also generate 5 V at 200 mA from a 3.3-V rail or a Li-ion battery. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using a synchronous rectifier to obtain maximum efficiency. The maximum peak current in the boost switch is limited typically to a value of 600 mA.


The TPS61071-Q1 output voltage is programmed by an external resistor divider. To minimize battery drain, disable the converter. During shutdown, the load disconnects from the battery. The device package is a 6-pin thin SOT package (DDC).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61071-Q1	SOT (6)	1.60 mm x 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	13
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Applications .....	13
<b>4 Revision History</b> .....	<b>2</b>	8.3 System Examples .....	18
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>19</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>20</b>
6.1 Absolute Maximum Ratings .....	4	10.1 Layout Guidelines .....	20
6.2 ESD Ratings.....	4	10.2 Layout Example .....	20
6.3 Recommended Operating Conditions.....	4	10.3 Thermal Considerations .....	20
6.4 Thermal Information .....	4	<b>11 Device and Documentation Support</b> .....	<b>21</b>
6.5 Electrical Characteristics.....	5	11.1 Device Support.....	21
6.6 Typical Characteristics .....	6	11.2 Community Resources.....	21
<b>7 Detailed Description</b> .....	<b>10</b>	11.3 Trademarks .....	21
7.1 Overview .....	10	11.4 Electrostatic Discharge Caution.....	21
7.2 Functional Block Diagram .....	10	11.5 Glossary .....	21
7.3 Feature Description.....	11	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>21</b>
7.4 Device Functional Modes.....	12		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original (May 2010) to Revision A</b>	<b>Page</b>
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	1
• Changed pinout illustration. ....	3
• Deleted <i>Dissipation Ratings</i> section .....	6
• Updated <i>Soft Start and Short-Circuit Protection</i> section .....	11
• Updated <i>Device Enable</i> section .....	12
• Changed <a href="#">Figure 20</a> .....	14
• Updated <i>Inductor Selection</i> section .....	14

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SW	I	Boost and rectifying switch input
2	GND	—	Device (IC) ground connection for logic and power
3	EN	I	Enable input (1/VBAT enabled, 0/GND disabled)
4	FB	I	Voltage feedback for programming the output voltage
5	VOUT	O	Boost converter output
6	VBAT	I	Supply voltage

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Input voltage range on SW, VOUT, VBAT, EN, FB	–0.3	7	V
Operating virtual junction temperature, T <sub>J</sub>	–40	150	°C
Storage temperature, T <sub>stg</sub>	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±1000

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage at VBAT, V <sub>I</sub>	0.9		5.5	V
Operating free air temperature range, T <sub>A</sub>	–40		105	°C
Operating virtual junction temperature range, T <sub>J</sub>	–40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS61071-Q1	UNIT
		DDC (SOT)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	139.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	42.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	40.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DC-DC STAGE</b>						
V <sub>I</sub>	Minimum input voltage range for start-up	R <sub>L</sub> = 270 Ω		1.1	1.25	V
	Input voltage range, after start-up	T <sub>A</sub> = 25°C	0.9		5.5	
V <sub>O</sub>	Output voltage range		1.8		5.5	V
V <sub>(FB)</sub>	Feedback voltage	T <sub>A</sub> = 25°C	490	500	510	mV
f	Oscillator frequency		960	1200	1440	kHz
I <sub>(SW)</sub>	Switch current limit	V <sub>OUT</sub> = 3.3 V	455	600	735	mA
	Start-up current limit			0.5 × I <sub>SW</sub>		
	Boost switch-on resistance	V <sub>OUT</sub> = 3.3 V		480		mΩ
	Rectifying switch-on resistance	V <sub>OUT</sub> = 3.3 V		600		mΩ
	Total accuracy (including line and load regulation)				5%	
	Line regulation			1%		
	Load regulation			1%		
Quiescent current	VBAT	I <sub>O</sub> = 0 mA, V <sub>(EN)</sub> = V <sub>BAT</sub> = 1.2 V, V <sub>OUT</sub> = 3.3 V, T <sub>A</sub> = 25°C		0.5	1	μA
				190 <sup>(1)</sup>	300 <sup>(1)</sup>	
				20 <sup>(2)</sup>		
Shutdown current		V <sub>(EN)</sub> = 0 V, V <sub>BAT</sub> = 1.2 V, T <sub>A</sub> = 25°C		0.05	0.5	μA
<b>CONTROL STAGE</b>						
V <sub>(UVLO)</sub>	Undervoltage lockout threshold	V <sub>(BAT)</sub> voltage decreasing		0.8		V
V <sub>IL</sub>	EN input low voltage				0.2 × V <sub>BAT</sub>	V
V <sub>IH</sub>	EN input high voltage		0.8 × V <sub>BAT</sub>			V
	EN input current	Clamped on GND or V <sub>BAT</sub>		0.01	0.1	μA
	Overtemperature protection			140		°C
	Overtemperature hysteresis			20		°C

- (1) Switching current  
 (2) Non-switching current

## 6.6 Typical Characteristics

Table 1. Table of Graphs

		FIGURE
Maximum output current	vs Input voltage	Figure 1
Efficiency	vs Output current	Figure 2
	vs Output current	Figure 3
	vs Output current	Figure 4
	vs Input voltage	Figure 5
	vs Input voltage	Figure 6
Output voltage	vs Output current	Figure 7
	vs Output current	Figure 8
No load supply current into VOUT	vs Input voltage	Figure 9
Waveforms	Output voltage in continuous mode	Figure 10
	Output voltage in continuous mode	Figure 11
	Load transient response	Figure 12
	Load transient response	Figure 13
	Line transient response	Figure 14
	Line transient response	Figure 15
	Start-up after enable	Figure 16
	Start-up after enable	Figure 17




Figure 1. Maximum Output Current vs Input Voltage




Figure 2. Efficiency vs Output Current




Figure 3. Efficiency vs Output Current




Figure 4. Efficiency vs Output Current




Figure 5. Efficiency vs Input Voltage




Figure 6. Efficiency vs Input Voltage




Figure 7. Output Voltage vs Output Current







Figure 8. Output Voltage vs Output Current




**Figure 9. No Load Supply Current Into V<sub>OUT</sub> vs Input Voltage**




**Figure 10. TPS61071 Output Voltage in Continuous Mode**




**Figure 11. TPS61071 Output Voltage in Continuous Mode**



**Figure 12. TPS61071 Load Transient Response**




**Figure 13. TPS61071 Load Transient Response**




**Figure 14. TPS61071 Line Transient Response**






t – Time – 2 ms/div

Figure 15. TPS61071 Line Transient Response



t – Time – 200 μs/div

Figure 16. TPS61071 Start-Up After Enable



t – Time – 400 μs/div


Figure 17. TPS61071 Start-Up After Enable

## 7 Detailed Description

### 7.1 Overview

The TPS61071-Q1 provides a boost power supply solution for products powered by either DC supply rails or batteries such as one-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-ion or Li-polymer battery. Output currents can go as high as 75 mA, while using a single-cell alkaline, and discharge down to 0.9 V. The device can also generate 5 V at 200 mA from a 3.3-V rail or a Li-ion battery. The boost converter is based on a fixed frequency, pulse-width modulation (PWM) controller using a synchronous rectifier to obtain maximum efficiency. The TPS61071-Q1 does not have a POWER-SAVE mode. Even with low-load currents, the device is forced to operate at the fixed switching frequency. The maximum peak current in the boost switch is limited typically to a value of 600 mA. An external-resistor divider programs the output voltage. To minimize battery drain, disable the converter. During shutdown, the load disconnects from the battery.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Controller Circuit

The controller circuit of the device is based on a fixed-frequency multiple feed-forward controller topology. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So, changes in the operating conditions of the converter directly affect the duty cycle and must not take the indirect and slow way through the control loop and the error amplifier. The control loop, determined by the error amplifier, only has to handle small signal errors. The input for it is the feedback voltage on the FB pin. It is compared with the internal reference voltage to generate an accurate and stable output voltage.

The peak current of the NMOS switch is also sensed to limit the maximum current flowing through the switch and the inductor. The typical peak-current limit is set to 600 mA. An internal temperature sensor prevents the device from getting overheated in case of excessive power dissipation.

#### 7.3.1.1 Synchronous Rectifier

The device integrates an N-channel and a P-channel MOSFET transistor to realize a synchronous rectifier. Because the commonly used discrete Schottky rectifier is replaced with a low  $R_{DS(on)}$  PMOS switch, the power conversion efficiency reaches values above 90%. A special circuit is applied to disconnect the load from the input during shutdown of the converter. In conventional synchronous rectifier circuits, the backgate diode of the high-side PMOS is forward biased in shutdown and allows current flowing from the battery to the output. However, this device uses a special circuit, which takes the cathode of the backgate diode of the high-side PMOS and disconnects it from the source when the regulator is not enabled ( $EN = low$ ).

The benefit of this feature for the system design engineer is that the battery is not depleted during shutdown of the converter. No additional components must be added to the design to make sure that the battery is disconnected from the output of the converter.

#### 7.3.1.2 Undervoltage Lockout

An undervoltage lockout function prevents the device from operating if the supply voltage on VBAT is lower than approximately 0.8 V. When in operation and the battery is being discharged, the device automatically enters the shutdown mode if the voltage on VBAT drops below approximately 0.8 V. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

#### 7.3.1.3 Soft Start and Short-Circuit Protection

When the device enables, the internal start-up cycle starts with the first step, the precharge phase. During precharge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited during this phase. The current limit increases with the output voltage. This circuit also limits the output current under short-circuit conditions at the output. [Figure 18](#) shows the typical precharge current vs output voltage for specific input voltages:




Figure 18. Precharge and Short Circuit Current

## Feature Description (continued)

After charging the output capacitor to the input voltage, the device starts switching. If the input voltage is below 1.8 V, the device works with a fixed duty cycle of 70% until the output voltage reaches 1.8 V. After that the duty cycle is set depending on the input output voltage ratio. Until the output voltage reaches its nominal value, the boost switch current limit is set to 50% of its nominal value to avoid high peak currents at the battery during start-up. As soon as the output voltage is reached, the regulator takes control, and the switch current limit is set back to 100%.

## 7.4 Device Functional Modes

### 7.4.1 Device Enable

The device is put into operation when EN is set high and put into a SHUTDOWN mode when EN is set to GND. In SHUTDOWN mode, the regulator stops switching, all internal control circuitry switches off, and the device isolates the load from the input (see [Synchronous Rectifier](#)). This also means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited to avoid high-peak currents drawn from the battery.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS61071-Q1 DC-DC converter is intended for systems powered by a single-cell, up to triple-cell alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.9 V and 5.5 V. The TPS61071-Q1 device can also be used in systems powered by one-cell Li-ion or Li-polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source with a typical output voltage between 0.9 V and 5.5 V can power systems where the TPS61071-Q1 is used. Due to the nature of boost converters, the output voltage regulation is only maintained when the input voltage applied is lower than the programmed output voltage.

### 8.2 Typical Applications




Figure 19. Typical Application Circuit

#### 8.2.1 Design Requirements

In this example, TPS61071-Q1 is used to design a 3.3-V power supply with 75-mA output current capability supplied with an input voltage range from 0.9 V to 1.65 V.

#### 8.2.2 Detailed Design Procedure

##### 8.2.2.1 Programming the Output Voltage

The output voltage can be adjusted with an external resistor divider. The typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01  $\mu$ A, and the voltage across R2 is typically 500 mV. Based on those two values, the recommended value for R2 should be lower than 500 k $\Omega$ , in order to set the divider current at 1  $\mu$ A or higher. Because of internal compensation circuitry, the value for this resistor should be in the range of 200 k $\Omega$ . From that, the value of resistor R1, depending on the needed output voltage ( $V_O$ ), is calculated using Equation 1:

$$R1 = R2 \times \left( \frac{V_O}{V_{FB}} - 1 \right) = 180\text{k}\Omega \times \left( \frac{V_O}{500\text{mV}} - 1 \right) \quad (1)$$

For example, if an output voltage of 3.3 V is needed, a 1 M $\Omega$  resistor should be chosen for R1. If for any reason the value chosen for R2 is significantly lower than 200 k $\Omega$ , additional capacitance in parallel to R1 is recommended, if the device shows unstable regulation of the output voltage. The required capacitance value is calculated using Equation 2:

$$C_{\text{par}R1} = 3 \text{ pF} \times \left( \frac{200 \text{ k}\Omega}{R2} - 1 \right) \quad (2)$$

Typical Applications (continued)




Figure 20. Typical Application Circuit for Adjustable Output Voltage Option

8.2.2.2 Inductor Selection L1

A boost converter normally requires two main passive components for storing energy during the conversion. A boost inductor and a storage capacitor at the output are required. To select the boost inductor, it is recommended to keep the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration. For example, the current limit threshold of the TPS61071-Q1's switch is 600 mA. The highest peak current through the inductor and the switch depends on the output load, the input ( $V_{BAT}$ ), and the output voltage ( $V_{OUT}$ ). Estimation of the maximum average inductor current is done using Equation 3:

$$L_1 = I_O \times \left( \frac{V_{OUT}}{V_{BAT} \times 0.8} \right) \tag{3}$$

For example, for an output current of 75 mA at 3.3 V, at least 340 mA of average current flows through the inductor at a minimum input voltage of 0.9 V.

The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way, regulation time rises at load changes. In addition, a larger inductor increases the total system costs. With these parameters, it is possible to calculate the value for the inductor by using Equation 4:

$$L_1 = \frac{V_{BAT} \times (V_{OUT} - V_{BAT})}{\Delta I_L \times f \times V_{OUT}} \tag{4}$$

Parameter  $f$  is the switching frequency and  $\Delta I_L$  is the ripple current in the inductor, i.e., 40%  $\Delta I_L$ . In this example, the desired inductor has the value of 4  $\mu$ H. With this calculated value and the calculated currents, it is possible to choose a suitable inductor. In typical applications, a 4.7- $\mu$ H inductance is recommended. The device has been optimized to operate with inductance values between 2.2  $\mu$ H and 10  $\mu$ H. Nevertheless, operation with higher inductance values may be possible in some applications. Detailed stability analysis is then recommended. Care must be taken because load transients and losses in the circuit can lead to higher currents as estimated in Equation 4. Also, the losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency.

Table 2 lists the inductor series from different suppliers which have been used with TPS6107x converters:

Table 2. List of Inductors

VENDOR	INDUCTOR SERIES
TDK	VLF3010
	VLF4012
Würth Elektronik	744031xxx
	744042xxx
EPCOS	B82462-G4
Cooper Electronics Technologies	SD18
	SD20
Taiyo Yuden	CB2016B xxx
	CB2518B xxx

### 8.2.2.3 Capacitor Selection

#### 8.2.2.3.1 Input Capacitor C1

TI recommends at least a 10- $\mu$ F capacitor to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor or a tantalum capacitor with a 100-nF ceramic capacitor in parallel, placed close to the device, is recommended.

#### 8.2.2.3.2 Output Capacitor C2

The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. To calculate the minimum capacitance needed for the defined ripple, suppose that the ESR is zero and use [Equation 5](#):

$$C_{2(\min)} = \frac{I_o \times (V_{OUT} - V_{BAT})}{f \times \Delta V \times V_{OUT}}$$

where

- Parameter  $f$  is the switching frequency and  $\Delta V$  is the maximum allowed ripple. (5)

With a chosen ripple voltage of 10 mV, a minimum capacitance of 4.5  $\mu$ F is needed. In this value range, ceramic capacitors are a good choice. The ESR and the additional ripple created are negligible. It is calculated using [Equation 6](#):

$$\Delta V_{ESR} = I_o \times R_{ESR} \quad (6)$$

The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. Additional ripple is caused by load transients. This means that the output capacitor has to completely supply the load during the charging phase of the inductor. The value of the output capacitance depends on the speed of the load transients and the load current during the load change. With the calculated minimum value of 4.5  $\mu$ F and load transient considerations, the recommended output capacitance value is in a 10  $\mu$ F range.

Care must be taken on capacitance loss caused by derating due to the applied dc voltage and the frequency characteristic of the capacitor. For example, larger form factor capacitors (in 1206 size) have their self resonant frequencies in the same frequency range as the TPS61071-Q1 operating frequency. So the effective capacitance of the capacitors used may be significantly lower. Therefore, the recommendation is to use smaller capacitors in parallel instead of one larger capacitor.





#### 8.2.2.4 Small Signal Stability

To analyze small signal stability in more detail, the small signal transfer function of the error amplifier and the regulator, which is given in [Equation 7](#), can be used:

$$A_{(\text{REG})} = \frac{d}{V_{(\text{FB})}} = \frac{5 \times (R1 + R2)}{R2 \times (1 + i \times \omega \times 0.8 \mu\text{s})} \quad (7)$$

### 8.2.3 Application Curves

	FIGURE
Output voltage in continuous mode	<a href="#">Figure 21</a>
Output voltage in continuous mode	<a href="#">Figure 22</a>
Load transient response	<a href="#">Figure 23</a>
Load transient response	<a href="#">Figure 24</a>
Line transient response	<a href="#">Figure 25</a>
Line transient response	<a href="#">Figure 26</a>
Start-up after enable	<a href="#">Figure 27</a>
Start-up after enable	<a href="#">Figure 28</a>








Figure 25. TPS61071 Line Transient Response




Figure 26. TPS61071 Line Transient Response




Figure 27. TPS61071 Start-Up After Enable





Figure 28. TPS61071 Start-Up After Enable

### 8.3 System Examples



**Figure 29. Power Supply Solution Having Small Total Solution Size**


List of Components:

U1 = TPS61070DDC

L1 = 4.7  $\mu$ H Taiyo Yuden CB2016B4R7M

c1 = 1  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

C2 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic



**Figure 30. Power Supply Solution for Powering White LEDs in Lighting Applications**

List of Components:


U1 = TPS61070DDC

L1 = 4.7  $\mu$ H Taiyo Yuden CB2016B4R7M

c1 = 1  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

C2 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

## System Examples (continued)



**Figure 31. Power Supply Solution With Auxiliary Positive Output Voltage**


### List of Components:

U1 = TPS61070DDC

L1 = 4.7  $\mu$ H Würth Elektronik 744031004

c1 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

C2 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic



**Figure 32. Power Supply Solution With Auxiliary Negative Output Voltage**

### List of Components:

U1 = TPS61070DDC

L1 = 4.7  $\mu$ H Würth Elektronik 744031004

c1 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

C2 = 2  $\times$  4.7  $\mu$ F, 0603, X7R/X5R Ceramic

## 9 Power Supply Recommendations

The TPS61071-Q1 is designed to operate from an input voltage-supply range between 0.9 V and 5.5 V. The power supply can be a DC-supply rail or one-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-Polymer battery. The input supply should be well regulated with the rating of TPS61071-Q1. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.


## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high-peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the device. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pin of the device.

The feedback divider should be placed as close as possible to the ground pin of the device. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

### 10.2 Layout Example



**Figure 33. PCB Layout**

### 10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

There are three basic approaches for enhancing thermal performance.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature ( $T_J$ ) of the TPS61071-Q1 device is 125°C. The thermal resistance of the 6-pin thin SOT package (DDC) is  $R_{\theta JA} = 130^\circ\text{C}/\text{W}$ . Specified regulator operation is assured to a maximum ambient temperature  $T_A$  of 85°C. Therefore, the maximum power dissipation is about 308 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_A}{R_{\theta JA}} = \frac{125^\circ\text{C} - 85^\circ\text{C}}{139.1^\circ\text{C} / \text{W}} = 288 \text{ mW} \quad (8)$$

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61071TDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	DAY	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS61071-Q1 :**


- Catalog: [TPS61071](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DDC (R-PDSO-G6)

PLASTIC SMALL-OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-193 variation AA (6 pin).



DDC (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.