











TPS61162D

SLVSC13A - JULY 2013-REVISED MARCH 2016

TPS61162D Dual-Channel WLED Drivers for Smart Phones

Features

- 2.7-V to 6.5-V Input Voltage
- Integrated 1.5-A/40-V MOSFET
- 1.2-MHz Switching Frequency
- Dual Current Sinks of up to 30-mA Current Each
- 1% Typical Current Matching and Accuracy
- 26.5-V Overvoltage Protection Threshold
- Adaptive Boost Output to WLED Voltages
- Very Low Voltage Headroom Control (90 mV)
- Flexible Digital and PWM Brightness Control
- One-Wire Control Interface (EasyScale™)
- **PWM Dimming Control Interface**
- Up to 100:1 PWM Dimming Ratio
- Up to 10-Bit Dimming Resolution
- Up to 90% Efficiency
- **Built-in Soft Start**
- Built-in WLED Open and Short Protection
- Thermal Shutdown
- Supports 4.7-µH Inductor Application

Applications

- **Smart Phones**
- PDAs, Handheld Computers
- **GPS** Receivers
- Backlight for Small and Media Form Factor LCD Display With Single-Cell Battery Input

3 Description

The TPS61162D is a dual-channel WLED driver which provides highly integrated solutions for singlecell Li-ion-battery-powered smart-phone backlighting. The device has a built-in high efficiency boost regulator with integrated 1.5-A/40-V power MOSFET and can support as low as 2.7-V input voltage. With two high current-matching capability current sink regulators, the device can drive up to 7s2p WLED diodes. The boost output can automatically adjust to the WLED forward voltage, allowing very low voltage headroom control, thus improving LED strings efficiency effectively.

The TPS61162D supports both the PWM dimming interface and one-wire digital EasyScale dimming interface and can realize 9-bit brightness code programming.

The TPS61162D integrates built-in soft start, overvoltage, and overcurrent protection, as well as thermal shutdown protections.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (MAX) |
|-------------|-----------|---------------------|
| TPS61162D | DSBGA (9) | 1.336 mm × 1.336 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application






Table of Contents

| 1 | Features 1 | | 8.3 Feature Description | |
|---|-----------------------------------|----|--|----|
| 2 | Applications 1 | | 8.4 Device Functional Modes | 12 |
| 3 | Description 1 | | 8.5 Programming | 13 |
| 4 | Revision History2 | 9 | Application and Implementation | 16 |
| 5 | Device Comparison Table | | 9.1 Application Information | 16 |
| 6 | Pin Configuration and Function | | 9.2 Typical Application | 16 |
| 7 | _ | 10 | Power Supply Recommendations | 22 |
| ′ | Specifications | 11 | Layout | 22 |
| | 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | |
| | 7.2 ESD Ratings | | 11.2 Layout Example | 22 |
| | 7.4 Thermal Information | 12 | Device and Documentation Support | 23 |
| | 7.5 Electrical Characteristics | | 12.1 Device Support | |
| | 7.6 EasyScale Timing Requirements | | 12.2 Community Resources | 23 |
| | 7.7 Typical Characteristics | | 12.3 Trademarks | 23 |
| 8 | Detailed Description 8 | | 12.4 Electrostatic Discharge Caution | 23 |
| U | 8.1 Overview | | 12.5 Glossary | 23 |
| | 8.2 Functional Block Diagram | 13 | Mechanical, Packaging, and Orderable Information | 23 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2013) to Revision A

Page



5 Device Comparison Table


See⁽¹⁾

| T _A | PART NUMBER | OPEN LED PROTECTION | PACKAGE | ORDERING | PACKAGE MARKING |
|----------------|-------------|---------------------|-------------|---------------|-----------------|
| –40°C to 85°C | TPS61162D | 26.5 V (typical) | 9-pin DSBGA | TPS61162DYFFR | TPS61162D |


⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

6 Pin Configuration and Function





YFF Package 9-Pin DSBGA Bottom View



Pin Functions

| PIN | | I/O | DESCRIPTION | |
|--------|------|-----|--|--|
| NUMBER | NAME | 1/0 | DESCRIPTION | |
| A1 | ISET | ı | Full-scale LED current set pin. Connecting a resistor to the pin programs the full-scale LED current. | |
| A2 | IFB2 | I | Regulated current sink input pin | |
| A3 | IFB1 | I | Regulated current sink input pin | |
| B1 | PWM | I | PWM dimming signal input | |
| B2 | COMP | 0 | Output of the transconductance error amplifier. Connect external capacitor to this pin to compensate the boost loop. | |
| В3 | GND | 0 | Ground | |
| C1 | EN | I | Enable control and one-wire digital signal input | |
| C2 | VIN | I | Supply input pin | |
| C3 | SW | I | Drain connection of the internal power MOSFET | |

Copyright © 2013–2016, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------------|---------------------------|------------|---------------|------|
| | VIN, EN, PWM, IFB1, IFB2 | -0.3 | 7 | V |
| Voltage ⁽²⁾ | COMP, ISET | -0.3 | 3 | V |
| | SW | -0.3 | 40 | V |
| Continuous power dis | sipation, P _D | See Therma | l Information | |
| Operating junction ten | nperature, T _J | -40 | 150 | °C |
| Storage temperature, | T_{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--|--|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | |
| V _(ESD) Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±750 | V | |
| | | Machine model (MM) | 200 | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | NOM MAX | UNIT |
|--|-----------------|---------|------|
| Input voltage, V _{IN} | 2.7 | 6.5 | V |
| Output voltage, V _{OUT} | V _{IN} | 27 | V |
| Inductor, L | 4.7 | 10 | μH |
| Input capacitor, C _I | 1 | | μF |
| Output capacitor, C _O | 1 | 2.2 | μF |
| Compensation capacitor, C _{COMP} | | 330 | nF |
| PWM dimming signal frequency, $f_{\rm PWM}$ | 40 | 100 | kHz |
| Operating ambient temperature, T _A | -40 | 85 | °C |
| Operating junction temperature, T _J | -40 | 125 | °C |

7.4 Thermal Information

| | | TPS61162D | |
|------------------|--|-------------|------|
| | THERMAL METRIC ⁽¹⁾ | YFF (DSBGA) | UNIT |
| | | 9 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance | 107 | °C/W |
| θ_{JCtop} | Junction-to-case (top) thermal resistance | 0.9 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | 18.1 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 4.0 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 18 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS61162D

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 V_{IN} = 3.6 V, EN = high, PWM = high, IFB current = 20 mA, minimum and maximum values = T_A = -40°C to +85°C, typical values are at T_A = 25°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|---|-------|-------|--------------|------|
| POWER SI | UPPLY | | | | ' | |
| V _{IN} | Input voltage range | | 2.7 | | 6.5 | V |
| | | V _{IN} falling | | 2.2 | 2.3 | ., |
| V_{VIN_UVLO} | Undervoltage lockout threshold | V _{IN} rising | | | 2.45 | V |
| V _{VIN_HYS} | VIN UVLO hysteresis | | | 100 | | mV |
| I_Q | Operating quiescent current into VIN | Device enable, switching 1.2 MHz and no load, V _{IN} = 3.6 V | | 1.2 | 2 | mA |
| I_{SD} | Shutdown current | EN = low | | 1 | 2 | μΑ |
| EN and PV | VM | | | | | |
| V _H | EN logic high | | 1.2 | | | V |
| V _L | EN logic Low | | | | 0.4 | V |
| V _H | PWM logic high | | 1.2 | | | V |
| V _L | PWM logic low | | | | 0.4 | V |
| R _{PD} | EN pin and PWM pin internal pulldown resistor | | 400 | 800 | 1600 | kΩ |
| t _{PWM_SD} | PWM logic low width to shutdown | PWM high to low | 20 | | | ms |
| t _{EN_SD} | EN logic low width to shutdown | EN high to low | 2.5 | | | ms |
| | REGULATION | - | | | Į. | |
| V _{ISET_full} | ISET pin voltage | Full brightness | 1.204 | 1.229 | 1.253 | V |
| K _{ISET_full} | Current multiplier | Full brightness | | 1030 | | |
| I _{FB_avg} | Current accuracy | I _{ISET} = 20 μA, D = 100%, 0°C to 70°C | -2% | | 2% | |
| . =_=9 | • | I _{ISET} = 20 μA, D = 100% | -2.3% | | 2.3% | |
| 17 | | D = 100% | | 1% | 2% | |
| K _M | $(I_{MAX} - I_{AVG}) / I_{AVG}$ | D = 25% | | 1% | | |
| I _{IFB_max} | Current sink maximum output current | I _{ISET} = 35 μA, each IFBx pin | 30 | | | mA |
| POWER SI | WITCH | | | | | |
| D | Outlieb MOOFFT as a society of | V _{IN} = 3.6 V | | 0.25 | | 0 |
| R _{DS(on)} | Switch MOSFET on-resistance | V _{IN} = 3 V | | 0.3 | | Ω |
| I _{LEAK SW} | Switch MOSFET leakage current | V _{SW} = 35 V, T _A = 25°C | | | 1 | μA |
| OSCILLAT | OR | | | | | - |
| $f_{\sf SW}$ | Oscillator frequency | | 1000 | 1200 | 1500 | kHz |
| D _{max} | Maximum duty cycle | Measured on the drive signal of switch MOSFET | 91% | 95% | | |
| BOOST VC | DLTAGE CONTROL | | | | " | |
| V _{IFB_reg} | IFBx feedback regulation voltage | I _{IFBx} = 20 mA, measured on IFBx pin which has a lower voltage | | 90 | | mV |
| I _{sink} | COMP pin sink current | | | 12 | | μΑ |
| I _{source} | COMP pin source current | | | 5 | | μA |
| G _{ea} | Error amplifier transconductance | | 30 | 55 | 80 | µmho |
| R _{ea} | Error amplifier output resistance | | | 45.5 | | MΩ |
| f_{ea} | Error amplifier crossover frequency | 5 pF connected to COMP pin | | 1.65 | | MHz |

Copyright © 2013–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

 V_{IN} = 3.6 V, EN = high, PWM = high, IFB current = 20 mA, minimum and maximum values = T_A = -40°C to +85°C, typical values are at T_A = 25°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|--|-----|------|-----|------|
| PROTECT | ROTECTION | | | | | |
| I _{LIM} | Switch MOSFET current limit | $D = D_{max}$, 0°C to 70°C | 1 | 1.5 | 2 | Α |
| I _{LIM_Start} | Switch MOSFET start-up current limit | D = D _{max} | | 0.7 | | Α |
| t _{Half_LIM} | Time window for half current limit | | | 5 | | ms |
| V _{OVP_SW} | SW pin overvoltage threshold | | 25 | 26.5 | 28 | V |
| V_{OVP_IFB} | IFBx pin overvoltage threshold | Measured on IFBx pin | 4.2 | 4.5 | 4.8 | V |
| V _{ACKNL} | Acknowledge output voltage low ⁽¹⁾ | Open drain, R _{pullup} = 15 kΩ to VIN | | | 0.4 | V |
| THERMAL SHUTDOWN | | | | | | |
| T _{shutdown} | Thermal shutdown threshold | | | 160 | | °C |
| T _{hys} | Thermal shutdown hysteresis | | | 15 | | °C |

⁽¹⁾ Acknowledge condition active 0; this condition is only applied when the RFA bit is set to 1. To use this feature, master must have an open drain output, and the data line must be pulled up by the master with a resistor load.

7.6 EasyScale Timing Requirements

| | | MIN | MAX | UNIT |
|-----------------------|--|-----------------------|-----|------|
| t _{es_delay} | EasyScale detection delay, measured from EN low to high | 100 | | μs |
| t _{es_det} | EasyScale detection time, EN pin low time | 260 | | μs |
| t _{es_win} | EasyScale detection window, easured from EN low to high ⁽¹⁾ | 1 | | ms |
| t _{start} | Start time of program stream | 2 | | μs |
| t _{EOS} | End time of program stream | 2 | 360 | μs |
| t _{H_LB} | High time of low bit (Logic 0) | 2 | 180 | μs |
| t _{L_LB} | Low time of low bit (Logic 0) | 2 × t _{H_LB} | 360 | μs |
| t _{H_HB} | High time of high bit (Logic 1) | 2 × t _{L_HB} | 360 | μs |
| t _{L_HB} | Low time high bit (Logic 1) | 2 | 180 | μs |
| t _{valACKN} | Acknowledge valid time | | 2 | μs |
| t _{ACKN} | Duration of acknowledge condition | | 512 | μs |

⁽¹⁾ To select EasyScale interface, after t_{es_delay} delay from EN low to high, drive EN pin to low for more than t_{es_det} before t_{es_win} expires.


Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



7.7 Typical Characteristics

Ambient temperature is 25°C and V_{IN} is 3.6 V unless otherwise noted.



Copyright © 2013–2016, Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The TPS61162D is a high-efficiency, dual-channel white LED driver for smart-phone backlighting applications. The device operates over the 2.7-V to 6.5-V input voltage range.

The TPS61162D consists of an inductive boost plus two current sink white-LED drivers designed to power one or two LED strings with up to ten LEDs each (up to 26.5 V typical), with a maximum of 30 mA per string. The power for the LED strings comes from an integrated asynchronous backlight boost converter operating at 1.2-MHz switching frequency. LED current is regulated by the low-headroom current sinks. The inductive backlight boost automatically adjusts its output voltage to keep the active current sinks in regulation, while minimizing current sink headroom voltage. Additionally, the TPS61162D includes protection circuits for overcurrent, overvoltage and thermal shutdown protection.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Normal Operation

In order to provide high brightness backlighting for large-sized or high-resolution smart-phone panels, a greater number of white LED diodes are used. Having all LED diodes in a string improves overall current matching; however, the output voltage of a boost converter is limited when input voltage is low, and normally the efficiency drops when the output voltage is very high. For these reasons, the TPS61162D is designed to configure the LED diodes in two parallel strings.

8.3.2 Boost Converter

The boost converter of the TPS61162D integrates a 40-V, 1.5-A low-side switch MOSFET and has a fixed switching frequency of 1.2 MHz. The control architecture is based on traditional current-mode PWM control. (For operation see Functional Block Diagram.) Two current sinks regulate the dual-channel current, and the boost output is automatically set by the voltage of the regulating IFBx pin. The output of the error amplifier and the sensed current of the switch MOSFET are applied to a control comparator to generate the boost switching duty cycle; slope compensation is added to the current signal to allow stable operation for duty cycles larger than 50%.

In order to ensure that both current sinks remain in regulation whenever there is a mismatch in string voltages while the power dissipation of the current sink regulators is minimized, the minimum headroom voltage between IFB1 and IFB2 becomes the regulation point for the boost converter. For example, if the LEDs connected to IFB1 require 20 V, and the LEDs connected to IFB2 require 20.5 V at the programmed current, then the voltage at IFB2 is about 90 mV, and the voltage at IFB1 is about 0.59 V. In other words, the boost makes the cathode of the highest voltage LED string the regulation point.

8.3.3 IFBx Pin Unused

If only one channel is needed, a user can easily disable the unused channel by connecting its IFBx pin to ground. If both IFBx pins are connected to ground, the device does not start up.

8.3.4 Enable and Start-Up

In order to enable the device from shutdown mode, three conditions have to be met:

- 1. Power On Reset (POR), that is, VIN voltage is higher than UVLO threshold
- 2. Logic high on EN pin
- 3. PWM signal (logic high or PWM pulses) on PWM pin

When all these conditions are met, an internal LDO linear regulator is enabled to provide supply to internal circuits, and the device can start up.

The TPS61162D supports two dimming interfaces: one-wire digital interface (EasyScale interface) and PWM interface. The device begins an EasyScale detection window after start-up to detect which interface is selected. If the EasyScale interface is needed, signals of a specific pattern must be input into the EN pin during the EasyScale detection window; otherwise, PWM dimming interface is enabled (see details in One-Wire Digital Interface (Easyscale Interface)).

After the EasyScale detection window, the TPS61162D checks the status of IFBx pins. If one IFBx pin is detected to connect to ground, the corresponding channel is disabled and removed from the control loop. The soft start then begins, and the boost converter starts switching. If both IFBx pins are shorted to ground, the TPS61162D does not start up.

Either pulling EN pin low for more than 2.5 ms, or pulling the PWM pin low for more than 20 ms, can disable the device, and the TPS61162D enters into shutdown mode.

8.3.5 Soft Start

Soft start is implemented internally to prevent voltage overshoot and inrush current. After the IFBx pin status detection, the COMP pin voltage starts ramp up, and the boost starts switching. During the beginning 5 ms (t_{Half LIM}) of the switching, the peak current of the switch MOSFET is limited at I_{LIM Start} (0.7 A typical) to prevent excess inrush input current. After 5 ms the current limit is changed to I_{LIM} (1.5 A typical) to allow the normal operation of the boost converter.

Copyright © 2013-2016, Texas Instruments Incorporated



Feature Description (continued)

8.3.6 Full-Scale Current Program

The dual channels of the TPS61162D can provide up to 30 mA current each — when either the EasyScale interface or PWM interface is selected, the full-scale current (current when dimming duty cycle is 100%) of each channel must be programmed by an external resistor R_{ISFT} at ISET pin according to Equation 1.

$$I_{FB_full} = \frac{V_{ISET_full}}{R_{ISFT}} \times K_{ISET_full}$$

where

- I_{FB full} = full-scale current of each channel
- K_{ISET full} = 1030 (Current multiple when dimming duty cycle = 100%)
- V_{ISET full} = 1.229 V (ISET pin voltage when dimming duty cycle = 100%)

8.3.7 Brightness Control

The TPS61162D controls the DC current of the dual channels to realize the brightness dimming. The DC current control is normally referred to as analog dimming mode. When the DC current of LED diode is reduced, the brightness is dimmed.

The TPS61162D can receive either the PWM signals at the PWM pin (PWM interface) or digital commands at the EN pin (EasyScale interface) for brightness dimming. If the EasyScale interface is selected, the PWM pin must be kept high; if PWM interface is selected, the EN pin must be kept high.

8.3.8 Undervoltage Lockout

An undervoltage lockout circuit prevents the operation of the device at input voltages below undervoltage threshold (2.2 V typical). When the input voltage is below the threshold, the device is shut down. If the input voltage rises by undervoltage lockout hysteresis, the device restarts.

8.3.9 Overvoltage Protection

Overvoltage protection circuitry prevents device damage as the result of white LED string disconnection or shortage.

The TPS61162D monitors the voltages at the SW and IFBx pins during each switching cycle. If either SW OVP threshold V_{OVP_SW} or IFBx OVP threshold V_{OVP_FB} is reached due to the LED string open or short issue, the protection circuitry is triggered. Refer to Figure 6 and Figure 7 for the protection actions.

If one LED string is open, its IFBx pin voltage drops, and the boost output voltage is increased by the control loop as it tries to regulate this lower IFBx voltage to the target value (90 mV typical). The current of the normally operating string is properly regulated but its IFBx voltage rises because of the rise in output voltage. During this process, either the SW voltage reaches the OVP threshold $V_{\rm OVP_SW}$ or the IFBx voltage of the normally operating string reaches its overvoltage threshold $V_{\rm OVP_FB}$, and the corresponding protection mechanism is triggered.

If both LED strings are open, the voltages of both IFBx pins drop to ground, and the boost output voltage is increased by the control loop until it reaches the SW OVP threshold $V_{\text{OVP_SW}}$. At that point the SW OVP protection circuitry is triggered, and the device is latched off. Only the VIN POR pin or EN/PWM pin toggling can restart the device.

One LED diode short in a string is allowed in the TPS61162D. If one LED diode in a string is short, the IFBx voltage of the normal string is regulated to about 90 mV, and the IFBx pin voltage of the abnormal string is higher. Typically with only one diode short, the higher IFBx pin voltage does not reach the IFBx OVP threshold $V_{\rm OVP\ FB}$, so the protection circuitry is not triggered.

If more than one LED diodes are short in a string, as the boost loop regulates the IFBx normal string voltage to 90 mV, the IFBx pin voltage of the abnormal string is much higher and reaches V_{OVP_FB} — then the protection circuitry is triggered.

SW OVP protection is also triggered when the forward voltage drop of an LED string exceeds the SW OVP threshold. In this case, the device turns off the switch FET and shuts down.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



Feature Description (continued)




Figure 6. SW OVP Protection Action




Figure 7. V_{IFBx} OVP Protection Action

8.3.10 Overcurrent Protection

The TPS61162D has a pulse-by-pulse overcurrent limit. The boost switch turns off when the inductor current reaches this current threshold, and it remains off until the beginning of the next switching cycle. This protects the TPS61162D and external components under overload conditions.

8.3.11 Thermal Shutdown

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The device is released from shutdown automatically when the junction temperature decreases by 15°C.

Copyright © 2013–2016, Texas Instruments Incorporated



8.4 Device Functional Modes

8.4.1 One-Wire Digital Interface (Easyscale Interface)

The EN pin features a simple digital interface to allow digital brightness control. The digital dimming interface can save the processor power and battery life as it does not require PWM signals all the time, and the processor can enter idle mode if possible. In order to enable the EasyScale interface, the following conditions must be satisfied, and the specific digital pattern on the EN pin must be recognized by the device every time the TPS61162D starts up from shutdown mode:

- 1. VIN voltage is higher than UVLO threshold and PWM pin is pulled high.
- Pull the EN pin from low to high to enable the TPS61162D. At this moment, the EasyScale detection window starts.
- 3. After EasyScale detection delay time ($t_{es_delay} = 100 \mu s$), drive EN to low for greater than EasyScale detection time ($t_{es_detect} = 260 \mu s$).

The third step must be finished before the EasyScale detection window ($t_{es_win} = 1$ ms) expires; once this step is finished, the EasyScale interface is enabled, and the EasyScale communication can start. Refer to the Figure 8 for a graphical explanation.




Figure 8. EasyScale Interface Detection

The TPS61162D supports 9-bit brightness code programming. Using the EasyScale interface, a master can program the 9-bit code D8(MSB) to D0(LSB) to any of 511 steps with a single command. The default code value of D8 to D0 is 1111111111 when the device is first enabled, and the programmed value is stored in an internal register and set the dual-channel current according to Equation 2. The code is reset to default value when the device is shut down or disabled.

$$I_{FBx} = I_{FB_full} \times \frac{Code}{511}$$

where

- I_{FB full} = the full-scale LED current set by the R_{ISET} at ISET pin
- Code = the 9-bit brightness code D8 D0 programmed by the EasyScale interface

When the one-wire digital interface at EN pin is selected, the PWM pin can be connected to either the VIN pin or

When the one-wire digital interface at EN pin is selected, the PWM pin can be connected to either the VIN pin or a GPIO (refer to *Additional Application Circuits*). If the PWM pin is connected to the VIN pin, the EN pin alone can enable and disable the device:

- Pulling the EN pin low for more than 2.5 ms disables the device.
- If the PWM pin is connected to a GPIO, both PWM and EN signals must be high to enable the device.
- Either pulling EN pin low for more than 2.5 ms or pulling PWM pin low for more than 20 ms disables the
 device.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated

(2)



Device Functional Modes (continued)

8.4.2 PWM Control Interface

The PWM control interface is automatically enabled if the EasyScale interface fails to be enabled during start-up. In this case, the TPS61162D receives PWM dimming signals on the PWM pin to control the backlight brightness. When using PWM interface, the EN pin can be connected to the VIN pin or a GPIO (refer to *Additional Application Circuits*). If the EN pin is connected to the VIN pin, the PWM pin alone is used to enable and disable the device; applying a signal at the PWM pin enables the device; pulling the PWM pin low for more than 20 ms disables the device; if the EN pin is connected to a GPIO, either pulling the EN pin low for more than 2.5 ms or pulling the PWM pin low for more than 20 ms disables the device. Only after both EN and PWM signals are applied can the TPS61162D start up (see Figure 9).




Figure 9. PWM Control Interface Detection

When the PWM pin is constantly high, the dual channel current is regulated to full scale according to Equation 1. The PWM pin allows PWM signals to reduce this regulation current according to the PWM duty cycle; therefore, it achieves LED brightness dimming. The relationship between the PWM duty cycle and the IFBx current is given by Equation 3.

$$I_{FBx} = I_{FB \text{ full}} \times Duty$$

where

- I_{FBx} = the current of each current sink
- I_{FB full} = the full-scale LED current
- Duty = the duty cycle information detected from the PWM signals

8.5 Programming


8.5.1 EasyScale Programming

EasyScale is a simple and flexible one-pin interface used to configure the current of the dual channels. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor and the device is the slave. Figure 10 and Table 1 give an overview of the protocol used by TPS61162D. A command consists of 24 bits, including an 8-bit device address byte and a 16-bit data byte. All 24 bits must be transmitted together each time, and the LSB bit must be transmitted first. The device address byte D7(MSB) to D0(LSB) is fixed to 0x8F. The data byte includes 9 bits D8(MSB) to D0(LSB) for brightness information and an RFA bit. The RFA bit set to 1 indicates the Request for Acknowledge condition. The Acknowledge condition is only applied when the protocol is received correctly. The advantage of EasyScale compared with other one-pin interfaces is that its bit detection is, to a large extent, independent from the bit transmission rate. EasyScale can automatically detect bit rates from 1.7 kBit/second up to 160 kBit/second.

Submit Documentation Feedback

(3)

Programming (continued)



DATA OUT ACK

Figure 10. EasyScale Protocol Overview

Table 1. EasyScale Bit Description

| BYTE | BIT NUMBER | NAME | TRANSMISSION DIRECTION | DESCRIPTION |
|-------------------|------------|--------|------------------------|---|
| | 23 (MSB) | DA7 | | DA7 = 1, MSB of device address |
| | 22 | DA6 | | DA6 = 0 |
| Dester | 21 | DA5 | | DA5 = 0 |
| Device Address | 20 | DA4 | INI | DA4 = 0 |
| Byte | 19 | DA3 | IN | DA3 = 1 |
| (0x8F) | 18 | DA2 | | DA2 = 1 |
| | 17 | DA1 | | DA1 = 1 |
| | 16 | DA0 | | DA0 = 1, LSB of device address |
| | 15 | Bit 15 | | No information. Write 0 to this bit. |
| | 14 | Bit 14 | | No information. Write 0 to this bit. |
| | 13 | Bit 13 | | No information. Write 0 to this bit. |
| | 12 | Bit 12 | | No information. Write 0 to this bit. |
| | 11 | Bit 11 | | No information. Write 0 to this bit. |
| | 10 | RFA | | Request for acknowledge. If set to 1, the device pulls low the data line when it receives the command well. This feature can only be used when the master has an open drain output stage and the data line needs to be pulled high by the master with a pullup resistor; otherwise, acknowledge condition is not allowed and don't set this bit to 1. |
| Data Byte | 9 | Bit 9 | IN | No information. Write 0 to this bit. |
| | 8 | D8 | | Data bit 8, MSB of brightness code |
| | 7 | D7 | | Data bit 7 |
| | 6 | D6 | | Data bit 6 |
| | 5 | D5 | | Data bit 5 |
| | 4 | D4 | | Data bit 4 |
| | 3 | D3 | | Data bit 3 |
| | 2 | D2 | | Data bit 2 |
| | 1 | D1 | | Data bit 1 |
| | 0 (LSB) | D0 | | Data bit 0, LSB of brightness code |




Figure 11. EasyScale Timing With RFA = 0






Figure 12. EasyScale Timing With RFA = 1




Figure 13. Easyscale — Bit Coding

The 24-bit command must be transmitted with LSB first and MSB last. Figure 11 shows the protocol without acknowledge request (Bit RFA = 0), Figure 12 with acknowledge request (Bit RFA = 1). Before the command transmission, a start condition must be applied. For this, the EN pin must be pulled high for at least t_{start} (2 μ s) before the bit transmission starts with the falling edge. If the EN pin is already at high level, no start condition is needed. The transmission of each command is closed with an End of Stream condition for at least t_{EOS} (2 μ s).

The bit detection is based on a Logic Detection scheme, where the criterion is the relation between t_{LOW} and t_{HIGH} (refer to Figure 13). It can be simplified to:

Low Bit (Logic 0): $t_{LOW} \ge 2 \times t_{HIGH}$ High Bit (Logic 1): $t_{HIGH} \ge 2 \times t_{LOW}$

The bit detection starts with a falling edge on the EN pin and ends with the next falling edge. Depending on the relation between t_{HIGH} and t_{LOW} , the logic 0 or 1 is detected.

The acknowledge condition is only applied if:

- Acknowledge is requested by setting RFA bit to 1.
- The transmitted device address matches with the device address of the device.
- A total of 24 bits are received correctly.

If above conditions are met, after t_{valACK} delay from the moment when the last falling edge of the protocol is detected, an internal ACKN-MOSFET is turned on to pull the EN pin low for the time t_{ACKN} , which is 512 µs maximum, then the acknowledge condition is valid. During the t_{valACK} delay, the master controller keeps the line low; after the delay, it must release the line by outputting high impedance and then detect the acknowledge condition. If it reads back a logic 0, the device has received the command correctly. The EN pin can be used again by the master when the acknowledge condition ends after t_{ACKN} time.

Note that the acknowledge condition can only be requested when the master device has an open drain output. For a push-pull output stage, the use of a series resistor in the EN line to limit the current to 500 μ A is recommended to for such cases as:

- An accidentally requested acknowledge, or
- To protect the internal ACKN-MOSFET.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS61162D provides a complete high-performance LED lighting solution for mobile handsets. It can drive up to 2 strings of white LEDs with up to 10 LEDs per string. A boost converter generates the high voltage required for the LEDs. LED brightness can be controlled either by the PWM dimming interface or by the single-wire EasyScale dimming interface.

9.2 Typical Application




Figure 14. TPS61162D Typical Application

9.2.1 Design Requirements

For typical WLED-driver applications, use the parameters listed in Table 2.

Table 2. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|-------------------------------------|----------------|
| Input voltage range | 2.7 V to 6.5 V |
| Boost switching frequency (maximum) | 1500 kHz |
| Efficiency | up to 90% |

Product Folder Links: TPS61162D



9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

Because the selection of inductor affects steady-state operation of the power supply, transient behavior, loop stability, and boost converter efficiency, the inductor is one of the most important components in switching power regulator design. There are three specifications most important to performance of the inductor: inductor value, DC resistance (DCR), and saturation current. The TPS61162D is designed to work with inductor values from 4.7 µH to 10 µH to support all applications. A 4.7-µH inductor is typically available in a smaller or lower profile package, while a 10-µH inductor produces lower inductor ripple. If the boost output current is limited by the overcurrent protection of the device, using a 10-µH inductor may maximize the output current capability of the controller. A 22-µH inductor can also be used for some applications, such as 6s2p and 7s2p, but may cause stability issues when more than eight WLED diodes are connected per string. Therefore, customers must verify the inductor in their application if it is different from the values in *Recommended Operating Conditions*.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0-A value depending on how the inductor vendor defines saturation. When selecting an inductor, user must confirm its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow Equation 4 to Equation 6 to calculate the peak current of the inductor. To calculate the worst-case current, use the minimum input voltage, maximum output voltage, and maximum load current of the application. In order to leave enough design margin, the minimum switching frequency (1 MHz for TPS61162D), the inductor value with -30% tolerance, and a low power conversion efficiency, such as 80% or lower are recommended for the calculation.

In a boost regulator, the inductor DC current can be calculated as Equation 4.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$

where

- V_{OUT} = boost output voltage
- I_{OUT} = boost output current
- V_{IN} = boost input voltage

The inductor current peak-to-peak ripple can be calculated as Equation 5.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}\right) \times F_{S}}$$

where

- I_{PP} = inductor peak-to-peak ripple
- L = inductor value
- F_S = boost switching frequency
- V_{OUT} = boost output voltage

Therefore, the peak current I_P detected by the inductor is calculated with Equation 6.

$$I_{P} = I_{DC} + \frac{I_{PP}}{2} \tag{6}$$

Select an inductor with saturation current over the calculated peak current. If the calculated peak current is larger than the switch MOSFET current limit I_{LIM} , use a larger inductor, such as 10 μ H, and make sure its peak current is below I_{LIM} .

Copyright © 2013–2016, Texas Instruments Incorporated



Boost converter efficiency is dependent on the resistance of its current path, the switching losses associated with the switch MOSFET and power diode, and core loss of the inductor. The TPS61162D has optimized the internal switch resistance, however, the overall efficiency is affected a lot by the DCR of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material, and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR/ESR conduction losses as well as higher core loss. Inductor data sheets do not typically provide the ESR and core loss information; if needed, consult the inductor vendor for detailed information. Generally, TI recommends an inductor with lower DCR/ESR for the TPS61162D application. However, there is a trade-off between the inductance of the inductor, DCR/ESR resistance, and the inductor footprint; furthermore, shielded inductors typically have higher DCR than unshielded ones. Table 3 lists some recommended inductors for the TPS61162D. Verify whether the recommended inductor can support the target application using Equation 4, Equation 5, and Equation 6 as well as bench validation.

Table 3. Recommended Inductors

| PART NUMBER | L (µH) | DCR MAX (mΩ) | SATURATION CURRENT (A) | SIZE (L × W × H mm) | VENDOR |
|---------------|--------|--------------|------------------------|---------------------|-----------|
| LPS4018-472ML | 4.7 | 125 | 1.9 | 4 × 4 × 1.8 | Coilcraft |
| LPS4018-682ML | 6.8 | 150 | 1.3 | 4 × 4 × 1.8 | Coilcraft |
| LPS4018-103ML | 10 | 200 | 1.3 | 4 × 4 × 1.8 | Coilcraft |
| PCMB051B-4R7M | 4.7 | 163 | 2.7 | 5.4 × 5.2 × 1.2 | Cyntec |
| PCMB051B-6R8M | 6.8 | 250 | 2.3 | 5.4 × 5.2 × 1.2 | Cyntec |

9.2.2.2 Schottky Diode Selection

The TPS61162D demands a low forward voltage, high-speed, and low-capacitance Schottky diode for optimum efficiency. Ensure that the diode average and peak current rating exceeds the average output current and peak inductor current. In addition, the reverse breakdown voltage of the diode must exceed the open LED-protection voltage. TI recommends ONSemi MBR0540 and NSR05F40 and Vishay MSS1P4 for the TPS61162D.

9.2.2.3 Compensation Capacitor Selection

The compensation capacitor C4 (refer to *Additional Application Circuits*) connected from the COMP pin to GND, is used to stabilize the feedback loop of the TPS61162D. A 330-nF ceramic capacitor for C4 is suitable for most applications. A 470-nF is also acceptable for some applications, and customers are suggested to verify it in their applications.

9.2.2.4 Output Capacitor Selection

Selection of the output capacitor is primarily to meet the requirement for the output ripple and loop stability. The output ripple voltage is related to the capacitance and the ESR of the capacitor. A 1-µF to 2.2-µF ceramic type X5R or X7R capacitor is recommended. Ceramic capacitors have low ESR so the contribution of the ESR component to the output ripple is negligible. Assuming a capacitor with zero ESR, the output ripple can be calculated with Equation 7.

$$V_{ripple} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_S \times C_{OUT}}$$

where

V_{ripple} = peak-to-peak output ripple

(7)

The additional part of ripple caused by the ESR is calculated using $V_{ripple_ESR} = I_{OUT} \times R_{ESR}$ and can be ignored for ceramic capacitors.

NOTE

Capacitor degradation greatly increases the ripple. Select a capacitor with 50-V rated voltage to reduce the degradation at the output voltage. If the output ripple is too large, choosing a capacitor with less of a degradation effect or with a higher-rated voltage could be helpful.


Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated




9.2.3 Application Curves

Ambient temperature is 25°C and V_{IN} is 3.6 V, unless otherwise noted.






9.2.4 Additional Application Circuits



The EN pin can be used to enable or disable the device.

Figure 20. TPS61162D Typical Application - PWM Interface Enabled




The EN pin is connected to V_{IN} ; only the PWM signal is used to enable or disable the device.

Figure 21. TPS61162D Typical Application - PWM Interface Enabled


20





The PWM pin can be used to enable or disable the device.

Figure 22. TPS61162D Typical Application - One-Wire Digital Interface Enabled



The PWM pin is connected to V_{IN} ; only the EN signal is used to enable or disable the device.

Figure 23. TPS61162D Typical Application (One-Wire Digital Interface Enabled -

Copyright © 2013–2016, Texas Instruments Incorporated



10 Power Supply Recommendations

The TPS61162D is designed to operate from an input supply range of 2.7 V to 6.5 V. This input supply should be well regulated and be able to provide the peak current required by the LED configuration and inductor selected without voltage drop under load transients (start-up or rapid brightness change). If the input supply is located far from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C1 in the Figure 14, must be close to the inductor, as well as the VIN and GND pins, in order to reduce the input ripple detected by the device. If possible, choose a higher capacitance value for C1. If the ripple seen at VIN pin is so great that it affects the boost loop stability or internal circuits operation, TI recommends R2 and C3 to filter and decouple the noise. In this case, C3 must be placed as close to the VIN and GND pins as possible.

The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the SW pin to the inductor and Schottky diode must be kept as short and wide as possible. The trace between the Schottky diode and the output capacitor C2 must also be as short and wide as possible. It is beneficial to have the ground of the output capacitor C2 close to the GND pin because there is a large ground return current flowing between them. When laying out signal grounds, TI recommends using short traces separated from power ground traces, and connecting them together at a single point close to the GND pin.

11.2 Layout Example




Figure 24. TPS61162D Layout Example

22 Sub



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

EasyScale, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|--------------|--------------------------------------|--------------------|--------------|-------------------------|---------|
| TPS61162DYFFR | NRND | DSBGA | YFF | 9 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | TPS 61162D | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Dec-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS61162DYFFR | DSBGA | YFF | 9 | 3000 | 180.0 | 8.4 | 1.45 | 1.45 | 0.8 | 4.0 | 8.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Dec-2022




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS61162DYFFR | DSBGA | YFF | 9 | 3000 | 182.0 | 182.0 | 20.0 |



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated