

## Peak Current Limited Step Down Converter for USB Applications

### FEATURES

- High Efficiency Step Down Converter
- Max Peak Current Limit of 1A, Ideal for USB Powered Applications
- $V_{IN}$  Range Optimized for USB from 2V to 6V
- 2.25 MHz Fixed Frequency Operation
- Power Save Mode at Light Load Currents
- Output Voltage Accuracy in PWM mode  $\pm 1.5\%$
- Typ. 15  $\mu\text{A}$  Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Soft Start
- Voltage Positioning at Light Loads
- Available in a Small 2x2x0,8mm SON package
- Allows <1mm Solution Height

### APPLICATIONS

- Portable USB Peripherals
- Wireless Modem Applications
- USB PCTV Applications



### DESCRIPTION

The TPS62250 device is a high efficient synchronous step down dc-dc converter optimized for USB powered applications. It provides up to 1A peak output current and limits the average input current to 700mA, making it ideal for applications connected to a USB host. With an wide input voltage range of 2V to 6V, the device supports applications powered by the USB host as well as general applications requiring large output capacitors.

The TPS62250 operates at 2.25MHz fixed switching frequency and enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range.

The Power Save Mode is optimized for low output voltage ripple. For low noise applications such as USB Wireless Modems, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1 $\mu\text{A}$ . TPS62250 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62250 is available in a very small 2x2 6 pin SON package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION**

T <sub>A</sub>	PART NUMBER <sup>(1)</sup>	OUTPUT VOLTAGE <sup>(2)</sup>	PACKAGE <sup>(3)</sup>	PACKAGE DESIGNATOR	ORDERING	PACKAGE MARKING
–40°C to 85°C	TPS62250	adjustable	SON 2x2-6	DRV	TPS62250DRV	NXH

- (1) The DRV (2x2-6 SON) package is available in tape & reel. Add R suffix to order quantities of 3000 parts per reel.
- (2) Contact TI for other fixed output voltage options
- (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	VALUE	UNIT
Input voltage range <sup>(2)</sup>	–0.3 to 7	V
Voltage range at EN, MODE	–0.3 to V <sub>IN</sub> +0.3, ≤ 7	
Voltage on SW	–0.3 to 7	
Peak output current	Internally limited	A
ESD rating <sup>(3)</sup>	HBM Human body model	2
	CDM Charge device model	1
	Machine model	200
T <sub>J</sub> Maximum operating junction temperature	–40 to 125	°C
T <sub>stg</sub> Storage temperature range	–65 to 150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

**DISSIPATION RATINGS**

PACKAGE	R <sub>θJA</sub>	POWER RATING FOR T <sub>A</sub> ≤ 25°C	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C
DRV	76°C/W	1300 mW	13 mW/°C

**RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
V <sub>IN</sub> Supply voltage	2		6	V
Output voltage range for adjustable voltage	0.6		V <sub>IN</sub>	V
T <sub>A</sub> Operating ambient temperature	–40		85	°C
T <sub>J</sub> Operating junction temperature	–40		125	°C

## ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at  $T_A = 25^\circ\text{C}$ . Unless otherwise noted, specifications apply for condition  $V_{IN} = EN = 3.6\text{V}$ . External components  $C_{IN} = 4.7\mu\text{F}$  0603,  $C_{OUT} = 10\mu\text{F}$  0603,  $L = 2.2\mu\text{H}$ , see the parameter measurement information.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$V_{IN}$	Input voltage range		2.3		6	V
$I_Q$	Operating quiescent current	$I_{OUT} = 0\text{ mA}$ , PFM mode enabled (MODE = GND) device not switching		15		$\mu\text{A}$
		$I_{OUT} = 0\text{ mA}$ , PFM mode enabled (MODE = GND) device switching, $V_{OUT} = 1.8\text{ V}$ , See (1)		18.5		
		$I_{OUT} = 0\text{ mA}$ , switching with no load (MODE = $V_{IN}$ ), PWM operation, $V_{OUT} = 1.8\text{ V}$ , $V_{IN} = 3\text{ V}$		3.8		mA
$I_{SD}$	Shutdown current	EN = GND		0.1	1	$\mu\text{A}$
UVLO	Undervoltage lockout threshold	Falling		1.85		V
		Rising		1.95		
<b>ENABLE, MODE</b>						
$V_{IH}$	High level input voltage, EN, MODE	$2\text{ V} \leq V_{IN} \leq 6\text{ V}$	1		$V_{IN}$	V
$V_{IL}$	Low level input voltage, EN, MODE	$2\text{ V} \leq V_{IN} \leq 6\text{ V}$	0		0.4	V
$I_{IN}$	Input bias current, EN, MODE	EN, MODE = GND or $V_{IN}$		0.01	1	$\mu\text{A}$
<b>POWER SWITCH</b>						
$R_{DS(on)}$	High side MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6\text{ V}$ , $T_A = 25^\circ\text{C}$		240	480	m $\Omega$
	Low side MOSFET on-resistance			185	380	
$I_{LIMF}$	Forward current limit MOSFET high-side and low side	$V_{IN} = V_{GS} = 3.6\text{ V}$	0.8	1	1.2	A
$T_{SD}$	Thermal shutdown	Increasing junction temperature		140		$^\circ\text{C}$
	Thermal shutdown hysteresis	Decreasing junction temperature		20		
<b>OSCILLATOR</b>						
$f_{SW}$	Oscillator frequency	$2\text{ V} \leq V_{IN} \leq 6\text{ V}$	2	2.25	2.5	MHz
<b>OUTPUT</b>						
$V_{OUT}$	Adjustable output voltage range		0.6		$V_{IN}$	V
$V_{ref}$	Reference voltage			600		mV
$V_{FB}$	Feedback voltage PWM Mode	MODE = $V_{IN}$ , PWM operation, for fixed output voltage versions $V_{FB} = V_{OUT}$ , $2.5\text{ V} \leq V_{IN} \leq 6\text{ V}$ , $0\text{ mA} \leq I_{OUT} \leq 600\text{ mA}$ (2)	-1.5%	0%	1.5%	
	Feedback voltage PFM mode	MODE = GND, device in PFM mode, voltage positioning active(1)		1%		
	Load regulation	PWM Mode		-0.5		
$t_{Start Up}$	Start-up time	Time from active EN to reach 95% of $V_{OUT}$ nominal		500		$\mu\text{s}$
$t_{Ramp}$	$V_{OUT}$ ramp up time	Time to ramp from 5% to 95% of $V_{OUT}$		250		$\mu\text{s}$
$I_{ikg}$	Leakage current into SW pin	$V_{IN} = 3.6\text{ V}$ , $V_{IN} = V_{OUT} = V_{SW}$ , EN = GND (3)		0.1	1	$\mu\text{A}$

(1) In PFM mode, the internal reference voltage is set to typ.  $1.01 \times V_{ref}$ . See the parameter measurement information.


(2) For  $V_{IN} = V_O + 0.6\text{ V}$

(3) In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.


**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO. SON 2x2-6		
V <sub>IN</sub>	5	PWR	V <sub>IN</sub> power supply pin.
GND	6	PWR	GND supply pin
EN	4	I	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.
SW	1	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.
FB	3	I	Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor
MODE	2	I	This pin is only available at SON package option. MODE pin = high forces the device to operate in fixed frequency PWM mode. MODE pin = low enables the Power Save Mode with automatic transition from PFM mode to fixed frequency PWM mode.

**FUNCTIONAL BLOCK DIAGRAM**



PARAMETER MEASUREMENT INFORMATION







L: LPS3015 2.2 μH, 110 mΩ  
 C<sub>IN</sub> GRM188R60J475K 4.7 μF Murata 0603 size  
 C<sub>OUT</sub> GRM188R60J106M 10 μF Murata 0603 size

**TYPICAL CHARACTERISTICS**

**Table of Graphs**

		<b>FIGURE</b>
η Efficiency	Output Current $V_{OUT} = 1.8\text{ V}$ , Power Save Mode, MODE = GND	<a href="#">Figure 1</a>
	Output Current $V_{OUT} = 1.8\text{ V}$ , PWM Mode, MODE = $V_{IN}$	<a href="#">Figure 2</a>
	Output Current $V_{OUT} = 3.3\text{ V}$ , PWM Mode, MODE = $V_{IN}$	<a href="#">Figure 3</a>
	Output Current $V_{OUT} = 3.3\text{ V}$ , Power Save Mode, MODE = GND	<a href="#">Figure 4</a>
	Output Current	<a href="#">Figure 5</a>
	Output Current	<a href="#">Figure 6</a>
Output Voltage Accuracy	at 25°C, $V_{OUT} = 1.8\text{ V}$ , Power Save Mode, MODE = GND	<a href="#">Figure 7</a>
	at -40°C, $V_{OUT} = 1.8\text{ V}$ , Power Save Mode, MODE = GND	<a href="#">Figure 8</a>
	at 85°C, $V_{OUT} = 1.8\text{ V}$ , Power Save Mode, MODE = GND	<a href="#">Figure 9</a>
	at 25°C, $V_{OUT} = 1.8\text{ V}$ , PWM Mode, MODE = $V_{IN}$	<a href="#">Figure 10</a>
	at -40°C, $V_{OUT} = 1.8\text{ V}$ , PWM Mode, MODE = $V_{IN}$	<a href="#">Figure 11</a>
	at 85°C, $V_{OUT} = 1.8\text{ V}$ , PWM Mode, MODE = $V_{IN}$	<a href="#">Figure 12</a>
Typical Operation	PWM Mode, $V_{OUT} = 1.8\text{ V}$	<a href="#">Figure 13</a>
Mode Transition	MODE Pin Transition From PFM to Forced PWM Mode at light load	<a href="#">Figure 14</a>
	MODE Pin Transition From Forced PWM to PFM Mode at light load	<a href="#">Figure 15</a>
Start-up Timing		<a href="#">Figure 16</a>
Load Transient	Forced PWM Mode , $V_{OUT} = 1.5\text{ V}$ , 50 mA to 200 mA	<a href="#">Figure 17</a>
	Forced PWM Mode , $V_{OUT} = 1.5\text{ V}$ , 200 mA to 400 mA	<a href="#">Figure 18</a>
	PFM Mode to PWM Mode, $V_{OUT} = 1.5\text{ V}$ , 150 $\mu\text{A}$ to 400 mA	<a href="#">Figure 19</a>
	PWM Mode to PFM Mode, $V_{OUT} = 1.5\text{ V}$ , 400 mA to 150 $\mu\text{A}$	<a href="#">Figure 20</a>
	PFM Mode, $V_{OUT} = 1.5\text{ V}$ , 1.5 mA to 50 mA	<a href="#">Figure 21</a>
	PFM Mode, $V_{OUT} = 1.5\text{ V}$ , 50 mA to 1.5 mA	<a href="#">Figure 22</a>
	PFM Mode to PWM Mode, $V_{OUT} = 1.8\text{ V}$ , 50 mA to 250 mA	<a href="#">Figure 23</a>
	PFM Mode to PWM Mode, $V_{OUT} = 1.5\text{ V}$ , 50 mA to 400 mA	<a href="#">Figure 24</a>
	PWM Mode to PFM Mode, $V_{OUT} = 1.5\text{ V}$ , 400 mA to 50 mA	<a href="#">Figure 25</a>
Line Transient	PFM Mode, $V_{OUT} = 1.8\text{ V}$ , 50 mA	<a href="#">Figure 26</a>
	PFM Mode, $V_{OUT} = 1.8\text{ V}$ , 250 mA	<a href="#">Figure 27</a>
Typical Operation	PFM $V_{OUT}$ Ripple, $V_{OUT} = 1.8\text{ V}$ , 10 mA, L = 2.2 $\mu\text{H}$ , $C_{OUT} = 10\mu\text{F}$	<a href="#">Figure 28</a>
	PFM $V_{OUT}$ Ripple, $V_{OUT} = 1.8\text{ V}$ , 10 mA, L = 4.7 $\mu\text{H}$ , $C_{OUT} = 10\mu\text{F}$	<a href="#">Figure 29</a>
Shutdown Current into VIN	vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ )	<a href="#">Figure 30</a>
Quiescent Current	vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ )	<a href="#">Figure 31</a>
Static Drain Source On-State Resistance	vs Input Voltage, ( $T_A = 85^\circ\text{C}$ , $T_A = 25^\circ\text{C}$ , $T_A = -40^\circ\text{C}$ )	<a href="#">Figure 32</a>
		<a href="#">Figure 33</a>






Figure 5.




Figure 6.




Figure 7.








Figure 8.








Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.





Figure 32.



## DETAILED DESCRIPTION

### OPERATION

The TPS62250 step down converter operates with typically 2.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation the converter use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the High Side MOSFET switch is exceeded. After a dead time preventing shoot through current, the Low Side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the Low Side MOSFET rectifier.

The next cycle will be initiated by the clock signal again turning off the Low Side MOSFET rectifier and turning on the on the High Side MOSFET switch.

### POWER SAVE MODE

The Power Save Mode is enabled with MODE Pin set to low level. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the Low Side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of  $V_{OUT}$  nominal +1%, the device starts a PFM current pulse. The High Side MOSFET switch will turn on, and the inductor current ramps up. After the On-time expires, the switch is turned off and the Low Side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15 $\mu$ A current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled through the MODE pin set to high. The converter will then operate in fixed frequency PWM mode.

### Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is active in Power Save Mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.






Figure 34. Power Save Mode Operation with automatic Mode transition

### 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the High Side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing  $V_{IN}$  the High Side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{INmin} = V_{Omax} + I_{Omax} \times (R_{DS(on)max} + R_L)$$

With:

$I_{Omax}$  = maximum output current plus inductor ripple current

$R_{DS(on)max}$  = maximum P-channel switch  $R_{DS(on)}$ .

$R_L$  = DC resistance of the inductor

$V_{Omax}$  = nominal output voltage plus maximum output voltage tolerance

### Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85V with falling  $V_{IN}$ .

### MODE SELECTION

The MODE pin allows mode selection between forced PWM mode and Power Save Mode.

Connecting this pin to GND enables the Power Save Mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

## ENABLE

The device is enabled setting EN pin to high. During the start up time  $t_{\text{Start Up}}$  the internal circuits are settled and the soft start circuit is activated. The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode in which all internal circuits are disabled. In fixed output voltage versions, the internal resistor divider network is then disconnected from FB pin.

## SOFT START

The TPS62250 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250 $\mu$ s. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft start circuit is enabled within the start up time  $t_{\text{Start Up}}$ .

## SHORT-CIRCUIT PROTECTION

The High Side and Low Side MOSFET switches are short-circuit protected with maximum switch current =  $I_{\text{LIMF}}$ . The current in the switches is monitored by current limit comparators. Once the current in the High Side MOSFET switch exceeds the threshold of its current limit comparator, it turns off and the Low Side MOSFET switch is activated to ramp down the current in the inductor and High Side MOSFET switch. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch has decreased below the threshold of its current limit comparator.

## THERMAL SHUTDOWN

As soon as the junction temperature,  $T_j$ , exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

## APPLICATION INFORMATION

Figure 35. TPS62250DRV Adjustable 1.2-V Output




Figure 36. TPS62250 adjustable 1.5-V Output

### OUTPUT VOLTAGE SETTING

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left( 1 + \frac{R_1}{R_2} \right) \text{ with an internal reference voltage } V_{REF} \text{ typical } 0.6\text{V.}$$

To minimize the current through the feedback divider network,  $R_2$  should be 180 kΩ or 360 kΩ. The sum of  $R_1$  and  $R_2$  should not exceed ~1MΩ, to keep the network robust against noise. An external feed forward capacitor  $C_1$  is required for optimum load transient response. The value of  $C_1$  should be in the range between 22pF and 33pF.

Route the FB line away from noise sources, such as the inductor or the SW line.

### OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS62250 is designed to operate with inductors in the range of 1.5μH to 4.7μH and with output capacitors in the range of 4.7μF to 22μF. The part is optimized for operation with a 2.2μH inductor and 10μF output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1μH effective inductance and 3.5μF effective capacitance.

#### Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_I$  or  $V_O$ .

The inductor selection has also impact on the output voltage ripple in PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

[Equation 1](#) calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation 2](#). This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \quad (1)$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2} \quad (2)$$

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

$\Delta I_L$  = Peak-to-Peak inductor ripple current

$I_{Lmax}$  = Maximum Inductor current

A more conservative approach is to select the inductor current rating just for the switch current limit  $I_{LIMF}$  of the converter.

Accepting larger values of ripple current allows the use of lower inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the dc resistance ( $R_{(DC)}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

**Table 1. List of Inductors**

DIMENSIONS [mm <sup>3</sup> ]	Inductance $\mu$ H	INDUCTOR TYPE	SUPPLIER
2.5x2.0x1.0max	2.0	MIPS2520D2R2	FDK
2.5x2.0x1.2max	2.0	MIPSA2520D2R2	FDK
2.5x2.0x1.0max	2.2	KSLI-252010AG2R2	Htachi Metals
2.5x2.0x1.2max	2.2	LQM2HPN2R2MJ0L	Murata
3x3x1.5max	2.2	LPS3015 2R2	Coilcraft

### Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS62250 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{RMSout} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \quad (3)$$

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{out} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \left( \frac{1}{8 \times C_{out} \times f} + ESR \right) \quad (4)$$

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

### Input Capacitor Selection

An input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 4.7 $\mu$ F to 10 $\mu$ F ceramic capacitor is recommended. Because ceramic capacitor loses up to 80% of its initial capacitance at 5 V, it is recommended that 10 $\mu$ F input capacitors be used for input voltages > 4.5V. The input capacitor can be increased without any limit for better input voltage filtering. Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

Table 2. List of Capacitors

CAPACITANCE	TYPE	SIZE	SUPPLIER
4.7 $\mu$ F	GRM188R60J475K	0603 1.6x0.8x0.8mm <sup>3</sup>	Murata
10 $\mu$ F	GRM188R60J106M69D	0603 1.6x0.8x0.8mm <sup>3</sup>	Murata

### LAYOUT CONSIDERATIONS





Figure 37. Suggested Layout for Fixed Output Voltage Options



**Figure 38. Suggested Layout for Adjustable Output Voltage Version**

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND Pin of the device to the PowerPAD™ land of the PCB and use this pad as a star point. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD land (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line).

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62250DRVR	ACTIVE	WSO	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXH	<a href="#">Samples</a>
TPS62250DRVT	ACTIVE	WSO	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXH	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# MECHANICAL DATA

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4206925/E 10/10

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Small Outline No-Lead (SON) package configuration.
- D** The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

## THERMAL PAD MECHANICAL DATA

DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206926/Q 04/15

NOTE: All linear dimensions are in millimeters

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.