











TPS62684

SLVSAC5-APRIL 2014

TPS62684 1600-mA, High-Efficiency Step-Down Converter **Optimized for Smallest Solution Size**

Features

- VIN Range From 3.25V to 5.5V
- Total Solution Size <12 mm²
- Three Surface-Mount External Components Required (One 0805 MLCC Inductor, Two small Ceramic Capacitors)
- Complete Sub 1-mm Component Profile Solution
- Spread Spectrum, PWM Frequency Dithering
- Best in Class Load and Line Transient
- ±2% Total DC Voltage Accuracy
- Up to 1600mA load current
- 5.5MHz Regulated Frequency Operation
- Available in a 6-Pin NanoFree™ (WCSP)

Applications

- Tablet PC
- Cell Phones, Smart-Phones
- Digital TV, WLAN, GPS and Bluetooth® **Applications**

3 Description

The TPS62684 is a high-frequency synchronous step-down dc-dc converter optimized for batterypowered portable applications in which high load currents in a very small solution size and height are required. The TPS62684 is optimized for high efficiency and low output voltage ripple, supports up to 1600-mA load current and allows the use of low cost chip inductor and capacitors. With a input voltage range of 3.25V to 5.5V, the device supports applications powered by Li-Ion batteries as well as 5V rails.


The TPS62684 operates at a 5.5-MHz switching frequency with PWM spread spectrum capability. For noise-sensitive applications, this provides a lower noise regulated output, as well as low noise at the input. The device supports a 2.85V fixed output voltage, requiring no external feedback network.

These features, combined with high PSRR and AC load regulation performance, make this device suitable to replace a linear regulator to obtain better power conversion efficiency.

Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TPS62684YFF	DSBGA (6)	1.431mm × 1.135mm

Smallest Solution Size Application



Efficiency vs Load Current






Table of Contents

Features 1		9.3 Feature Description
Applications 1		9.4 Device Functional Modes14
	10	Applications and Implementation 16
		10.1 Application Information
-		10.2 Typical Application
•	11	Power Supply Recommendations 19
_	12	Layout
		12.1 Layout Guidelines
5		12.2 Layout Example 19
7.3 Recommended Operating Conditions 4		12.3 Thermal, Lifetime Information and Maximum Output Current
	13	Device and Documentation Support 21
		13.1 Device Support
• •		13.2 Trademarks
		13.3 Electrostatic Discharge Caution
		13.4 Glossary
Detailed Description 12	14	
9.1 Overview		Information
9.2 Functional Block Diagram 12		
	Applications 1 Description 1 Revision History 2 Device Comparison Table 3 Terminal Configuration and Functions 3 Specifications 4 7.1 Absolute Maximum Ratings 4 7.2 Handling Ratings 4 7.3 Recommended Operating Conditions 4 7.4 Thermal Information 5 7.5 Electrical Characteristics 6 7.6 Timing Requirements 6 7.7 Typical Characteristics 7 Parameter Measurement Information 11 Detailed Description 12 9.1 Overview 12	Applications 1 Description 1 Revision History 2 Device Comparison Table 3 Terminal Configuration and Functions 3 Specifications 4 7.1 Absolute Maximum Ratings 4 7.2 Handling Ratings 4 7.3 Recommended Operating Conditions 4 7.4 Thermal Information 5 7.5 Electrical Characteristics 6 7.6 Timing Requirements 6 7.7 Typical Characteristics 7 Parameter Measurement Information 11 Detailed Description 12 9.1 Overview 12

4 Revision History

DATE	REVISION	NOTES
April 2014	*	Initial release.




5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	DEVICE SPECIFIC FEATURE	PACKAGE MARKING CHIP CODE
TPS62684	2.85V	PWM Spread Spectrum Modulation Forced PWM Active Output Discharge	D1

6 Terminal Configuration and Functions

6-Terminal YFF



Terminal Functions

TERMINAL		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
FB	C1	I	Output feedback sense input. Connect FB to the converter's output.	
VIN	A2	1	Power supply input. Make sure the decoupling capacitor is connected as close as possible between terminal VIN (A2) and GND (C2).	
AVIN	A1	I	Bias supply input voltage pin. This pin must be connected to VIN (A2).	
SW	B1	I/O	This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	
EN	B2	I	This is the enable pin of the device. Connecting this pin low forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated. When EN is pulled low, the output capacitor is actively discharged by internal circuitry.	
GND	C2	-	Ground pin	

TEXAS INSTRUMENTS

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Voltage at VIN ⁽²⁾	-0.3	6	
VI	Voltage at FB ⁽²⁾	-0.3	3.6	V
	Voltage at SW, EN, AVIN (2)	-0.3	VIN + 0.3	
	Continuous average output current ⁽³⁾		890	mA
	Peak output current ⁽³⁾		1600	mA
TJ	Operating junction temperature ⁽⁴⁾	-40	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Limit the junction temperature to 105°C.

7.2 Handling Ratings

		MIN	MAX	UNIT
T _{stg}	Storage temperature range	-65	150	ů
	Human body model		2	kV
ESD rating (1)	Charge device model		1	ΚV
	Machine model		100	V

⁽¹⁾ The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VIN	Input voltage range		3.25		5.5	V
I _O Pe	Peak output current ⁽¹⁾	VIN < V _{OUT,nom} + 1V	0		960	A
	Peak output current\"	$V_{OUT,nom} + 1V \le VIN \le 5.5V$	0		1600	mA
C _I	Effective Input Capacitance (2)(3)		0.5			μF
L	Effective Inductance		0.3		1.2	μH
Co	Effective Output Capacitance (2)		3.0	5.0	30	μF
T _A	Ambient temperature ⁽⁴⁾		-40		+85	°C
TJ	Operating junction temperature ⁽⁵⁾		-40		+125	°C

⁽¹⁾ Operating beyond the continuous average output current of 890mA may decrease the lifetime. See the Thermal, Lifetime Information and Maximum Output Current section.

(3) Larger values may be required if the source impedance can not support the transient requirements of the load.

(5) Limit the junction temperature to 105°C at 1.6A output current for a lifetime of 25k hours.

⁽⁴⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A(max)}) is dependent on the maximum operating junction temperature (T_{J(max)}), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)}= T_{J(max)}-(θ_{JA} X P_{D(max)}). To achieve full lifetime, it is recommended to operate the device with a maximum junction temperature of 105°C.

⁽²⁾ Due to the dc bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. The capacitance is specified to allow the selection of the appropriate capacitor taking into account its dc bias effect.

⁽⁴⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A(max)}) is dependent on the maximum operating junction temperature (T_{J(max)}), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)}= T_{J(max)}-(θ_{JA} X P_{D(max)}). To achieve full lifetime, it is recommended to operate the device with a maximum junction temperature of 105°C.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	YFF	UNIT
		6 TERMINALS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.9	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	1.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	17.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.1	C/VV
ΨЈВ	Junction-to-board characterization parameter	17.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.





7.5 Electrical Characteristics

Minimum and maximum values are at $V_I = 3.25 \text{V}$ to 5.5V, EN = VIN and $T_A = -40 ^{\circ}\text{C}$ to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at VIN = 3.6V, EN = VIN and $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted).

ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
URRENT into VIN + AVIN					
Operating quiescent current	I _O = 0mA		5.8		mA
Shutdown current	EN = low; not including high side MOSFET leakage		0.2	1.5	μA
	VIN rising		2.1	2.3	V
Undervoltage lockout threshold	VIN falling		1.95	2.1	V
		1			
High-level input voltage		0.9			V
Low-level input voltage				0.4	V
Input leakage current	EN connected to GND or VIN; T _J = -40°C to 85°C		0.01	0.1	μA
WITCH					
High Cids MOCEET are resistance	$VIN = 3.6V; T_J = -40$ °C to 125°C		95	155	mΩ
High Side MOSFET on resistance	VIN = 2.5V		170		mΩ
High Side MOSFET leakage current	VIN = 5.5V; T _J = -40°C to 85°C			2.6	μΑ
Low Side MOSFET on resistance	VIN = 3.6V; T _J = -40°C to 125°C		75	155	mΩ
Low Side MOSFET on resistance	VIN = 2.5V		100		mΩ
Low Side MOSFET leakage current	VIN = 5.5V; T _J = -40°C to 85°C			1	μΑ
Resistor in parallel to Low Side MOSFET			250		kΩ
Discharge resistor for power-down sequence	only active after a first power-up (EN = high to low after VIN applied)		12		Ω
Average High Side MOSFET current limit		1680	2100	2850	mA
Input current limit under short-circuit conditions	V _{OUT} shorted to ground		150		mA
Thermal shutdown	Temperature rising		140		°C
Thermal shutdown hysteresis	Temperature falling		10		°C
OR					
Nominal oscillator frequency	I _{OUT} = 0mA		5.5		MHz
Nominal output voltage			2.85		V
Output voltage accuracy	3.25V ≤ VIN ≤ 3.85V, 0mA ≤ I _O ≤ 960 mA	0.98×V _{OUT,N}	$V_{\text{OUT},\text{NOM}}$	1.02×V _{OUT,N} om	V
	3.85V ≤ VIN ≤ 5.5V, 0mA ≤ I _O ≤ 1600 mA	0.98×V _{OUT,N}	V _{OUT,NOM}	1.02×V _{OUT,N} OM	V
Line regulation	$VIN = V_{OUT} + 0.5V$ (min 3.25V) to 5.5V, $I_{O} = 200$ mA		0.2		%/V
Load regulation	I _O = 0mA to 1600 mA		-0.00085		%/mA
9					
	URRENT into VIN + AVIN Operating quiescent current Shutdown current Undervoltage lockout threshold High-level input voltage Low-level input voltage Input leakage current WITCH High Side MOSFET on resistance High Side MOSFET leakage current Low Side MOSFET on resistance Low Side MOSFET leakage current Resistor in parallel to Low Side MOSFET Discharge resistor for power-down sequence Average High Side MOSFET current limit Input current limit under short-circuit conditions Thermal shutdown Thermal shutdown Thermal shutdown hysteresis OR Nominal oscillator frequency Line regulation	URRENT into VIN + AVIN Operating quiescent current $I_0 = 0$ mA Shutdown current EN = low; not including high side MOSFET leakage Undervoltage lockout threshold VIN rising High-level input voltage VIN falling Input leakage current EN connected to GND or VIN; $T_J = -40^{\circ}$ C to 85°C VITCH VIN = 3.6V; $T_J = -40^{\circ}$ C to 125°C High Side MOSFET leakage current VIN = 3.6V; $T_J = -40^{\circ}$ C to 85°C Low Side MOSFET no resistance VIN = 3.6V; $T_J = -40^{\circ}$ C to 125°C Low Side MOSFET leakage current VIN = 5.5V; $T_J = -40^{\circ}$ C to 125°C Low Side MOSFET leakage current VIN = 5.5V; $T_J = -40^{\circ}$ C to 85°C Resistor in parallel to Low Side MOSFET VIN = 5.5V; $T_J = -40^{\circ}$ C to 85°C Postage resistor for power-down sequence only active after a first power-up (EN = high to low after VIN applied) Average High Side MOSFET current limit under short-circuit conditions Vout shorted to ground Thermal shutdown Temperature rising Thermal shutdown hysteresis Temperature falling OR Nominal oscillator frequency $I_{OUT} = 0$ mA Nominal output voltage 3.25V \leq VIN \leq 3.85V, 0mA \leq $I_O \leq$ 960 mA Nominal output voltage	DURRENT into VIN + AVIN Operating quiescent current I _O = 0mA	Departing quiescent current I₀ = 0mA 5.8	Description Companies C


7.6 Timing Requirements


			MIN	TYP	MAX	UNIT
	Start-up delay time	I _O = 0mA, Time from EN = high to start switching		120	300	μs
t _{RAMP}	ramp time	I_{O} = 0mA, Time from start switching until 95% of nominal output voltage		150		μs
	Shutdown time	I_O = 0mA, Time from EN = low to V_O < 500mV, Effective Output Capacitance $C_{O_effective}$ = 5 μF		300		μs



7.7 Typical Characteristics


TABLE OF	GRAPHS		FIGURE
η	Efficiency	vs Load current	Figure 1, Figure 2, Figure 3, Figure 4
		vs Input voltage	Figure 5
	Load transient response		Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14
	AC load transient response	AC load transient response	
	Line Transient Response		Figure 16
V _{OUT}	DC output voltage	vs Load current	Figure 6, Figure 7
f _{sw}	PWM switching frequency	PWM switching frequency vs Input voltage	
	PWM switching frequency	PWM switching frequency vs Load Current PWM operation	
	PWM operation		
	Spread spectrum frequency modulation operation		Figure 20
	Start-up		Figure 21, Figure 22
	Shutdown		Figure 23





TEXAS INSTRUMENTS









Figure 3. Efficiency Vs Load Current









Figure 5. Efficiency Vs Input Voltage

Figure 6. Output Voltage Vs Load Current







Figure 7. Output Voltage Vs Load Current

Figure 8. Load Transient Response




Typical Characteristics (continued)




TEXAS INSTRUMENTS








Typical Characteristics (continued)



8 Parameter Measurement Information



List of components:

- L = TOKO MDT2012-CRR56M (if not otherwise noted)
- $C_I = MURATA GRM155R60J155ME80D (1.5\mu F, 6.3V, 0402, X5R)$
- $C_O = MURATA GRM188R60J106ME84D (10µF, 6.3V, 0603, X5R)$

TEXAS INSTRUMENTS

9 Detailed Description

9.1 Overview

9.1.1 Operation

The TPS62684 is a synchronous step-down converter typically operating at a regulated 5.5-MHz pulse width modulation (PWM) frequency.

The converter uses a unique frequency locked ring oscillating modulator to achieve *best-in-class* load and line response which allows the use of tiny inductors and small ceramic input and output capacitors. At the beginning of each switching cycle, the N-channel high side MOSFET switch is turned on and the inductor current ramps up. This raises the output voltage until the main comparator trips; then the control logic turns off the switch.


One key advantage of the non-linear architecture that there is no traditional feedback loop. The loop response time to a change in V_{OUT} is essentially instantaneous. The absence of a traditional, high-gain compensated linear loop means that the TPS62684 is inherently stable over a range of L and C_{O} .

9.1.2 Switching Frequency

When high or low duty cycles are encountered, the loop runs out of range and the conversion frequency falls below 5.5MHz. The tendency is for the converter to operate more towards a "constant inductor peak current" rather than a "constant frequency". In addition to this behavior which is observed at high duty cycles, it is also noted at low duty cycles.

When the converter is required to operate towards the 5.5MHz nominal at extreme duty cycles, the application is assisted by decreasing the ratio of inductance (L) to the output capacitor's equivalent series inductance (ESL). This increases the *ESL* step seen at the FB pin input, decreasing the propagation delay which increases the switching frequency.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Spread Spectrum, PWM Frequency Dithering

The goal is to spread out the emitted RF energy over a larger frequency range, so that the resulting EMI is similar to white noise. The end result is a spectrum that is continuous and lower in peak amplitude, making it easier to comply with electromagnetic interference (EMI) standards and with power supply ripple requirements in cellular and non-cellular wireless applications. Radio receivers are typically susceptible to narrowband noise that is focused on specific frequencies.

Switching regulators can be particularly troublesome in applications where electromagnetic interference (EMI) is a concern. Switching regulators operate on a cycle-by-cycle basis to transfer power to their output. In most cases, the frequency of operation is either fixed or regulated, based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics).

The spread spectrum architecture varies the switching frequency by around $\pm 10\%$ of the nominal switching frequency, thereby significantly reducing the peak radiated and conducted noise on both the input and output supplies. The frequency dithering scheme is modulated with a triangle profile and a modulation frequency f_m .




Figure 24. Spectrum Of A Frequency Modulated Sin. Wave With Sinusoidal Variation In Time

Figure 25. Spread Bands Of Harmonics In Modulated Square Signals (1)

The above figures show that after modulation the side-band harmonic is attenuated compared to the non-modulated harmonic, and the harmonic energy is spread into a certain frequency band. The higher the modulation index (m_i) , the larger the attenuation.

$$\mathsf{m}_f = \frac{\delta \times f_{\mathrm{c}}}{f_{\mathrm{m}}} \tag{1}$$

where:

 f_c is the carrier frequency (5.5MHz)

 f_m is the modulating frequency (approx. 0.008* f_c)

 δ is the modulation ratio (approx 0.1)

$$\delta = \frac{\Delta f_{\rm c}}{f_{\rm c}} \tag{2}$$

The maximum switching frequency f_c is limited by the device and finally the parameter modulation ratio (δ), together with f_m , which is the side-band harmonic's bandwidth around the carrier frequency f_c . The bandwidth of a frequency modulated waveform is approximately given by Carson's rule and is summarized as:

$$B = 2 \times f_{m} \times (1 + m_{f}) = 2 \times (\Delta f_{c} + f_{m})$$
(3)

 Spectrum illustrations and formulae (Figure 24 and Figure 25) copyright IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 47, NO.3, AUGUST 2005. See References Section for full citation.



Feature Description (continued)

 f_m < RBW (resolution bandwidth): The receiver is not able to distinguish individual side-band harmonics, so, several harmonics are added in the input filter and the measured value is higher than expected in theoretical calculations.

 $f_m > \text{RBW}$: The receiver is able to properly measure each individual side-band harmonic separately, so the measurements match with the theoretical calculations.

9.4 Device Functional Modes

9.4.1 **Enable**

The TPS62684 device starts operation when EN is set high. For proper operation, the EN pin must be terminated and must not be left floating. The device should only be enabled when the input voltage is stable and has ramped above its minimum supply of 3.25V.

Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 0.2μ A. In this mode, the internal high side and low side MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off. The TPS62684 device actively discharges the output capacitor when it turns off. The integrated discharge resistor has a typical resistance of 12Ω . This internal discharge transistor is only turned on after the device had been enabled at least once. The required time to discharge the output capacitor at the output node depends on load current and the effective output capacitance. The TPS62684 is designed such that it can start into a pre-biased output, in case the output discharge circuit was active for too short a time to fully discharge the output capacitor. In this case, the converter starts switching as soon as the internal reference has approximately reached the equivalent voltage to the output voltage present. It then ramps the output from that voltage level to its target value.

9.4.2 Soft Start

The TPS62684 has an internal soft start circuit that controls the ramp up of the output voltage. Once the converter is enabled and the input voltage is above the undervoltage lockout threshold V_{UVLO} , the output voltage ramps up to 95% of its nominal value within t_{Ramp} of typ. 150 μ s. This ensures a controlled ramp up of the output voltage and limits the input voltage drop when a battery or a high-impedance power source is connected to the input of the DC/DC converter.

The inrush current during start-up is directly related to the effective capacitance and load present at the output of the converter.

During soft start, the current limit is reduced to 2/3 of its nominal value. Once the internal reference voltage has reached 90% of its target value, the current limit is set to its nominal target value.

9.4.3 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on either MOSFET under undefined conditions. The TPS62684 has a rising UVLO threshold of 2.1V (typical).

9.4.4 Short-Circuit Protection

The TPS62684 integrates current limit circuitry to protect the device against heavy load or short circuits. When the average current in the high side MOSFET reaches its current limit, the high side MOSFET is turned off and the low side MOSFET is turned on ramping down the inductor current.

As soon as the converter detects a short circuit condition it shuts down. After a delay of approximately 20 μ s, the converter restarts. In case the short circuit condition remains, the converter shuts down again after hitting the current limit threshold. In case the short circuit condition remains present on the converters output, the converter periodically re-starts with a small duty cycle as the output voltage is zero and shuts down again, thereby limiting the current drawn from the input.

SLVSAC5-APRIL 2014



Device Functional Modes (continued)

9.4.5 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds typically 140°C, the device goes into thermal shutdown. In this mode, the power stage is turned off. The device continues its operation when the junction temperature falls below typically 130°C.

TEXAS INSTRUMENTS

10 Applications and Implementation

10.1 Application Information

10.1.1 Inductor Selection

The TPS62684 series of step-down converters have been optimized to operate with an effective inductance value in the range of $0.3\mu\text{H}$ to $1.2\mu\text{H}$ and with output capacitors in the range of $3\mu\text{F}$ up to $30\mu\text{F}$ effective capacitance. The internal compensation is optimized to operate with an output filter of $L_{\text{nominal}} = 0.47\mu\text{H}$ or $0.56\mu\text{H}$ and $C_{O_\text{effective}} = 5\mu\text{F}$. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For more details, see the *CHECKING LOOP STABILITY* section.

The inductor value affects its peak-to-peak ripple current, the output voltage ripple and the efficiency. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher VIN or V_{OUT} .

$$\Delta I_L = \frac{V_{OUT}}{VIN} \times \frac{VIN - V_{OUT}}{L \times f_{SW}} \qquad I_L(MAX) = I_{O(MAX)} + \frac{\Delta I_L}{2}$$

with: f_{SW} = switching frequency (5.5 MHz typical)

L = inductor value

 ΔI_1 = peak-to-peak inductor ripple current

$$I_{L(MAX)}$$
 = maximum inductor current

(4)

In high-frequency converter applications, the efficiency is primarily affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total inductor losses consist of both the losses in the DC resistance (DCR) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

For smallest solution size a 0805 size (2mm x 1.2mm) chip inductor can be used. Please note that the DC resistance of the inductor is directly related to its volume (LxWxH). Therefore designing for smallest solution size negatively impacts the overall efficiency at heavy load currents.

The following inductor series from different suppliers have been used with the TPS62684 converter.

Table 1. List Of Inductors (1)

MANUFACTURER	SERIES	DIMENSIONS (in mm)
TOKO	MDT2012-CRR56N	2.0 x 1.2 x 1.0 max. height
	DFE252012P-R47 ⁽²⁾	2.5 x 2.0 x 1.2 max. height
MURATA	LQM21PNR47MGO	2.0 x 1.2 x 1.0 max. height
	LQM2MPNR47MGH	2.0 x 1.6 x 1.0 max. height

(1) See Third-Party Products Disclaimer

(2) Planned to be available in mass production by Q2/2014. Contact manufacturer for details.

10.1.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS62684 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. For best performance, the device should be operated with a minimum effective output capacitance of 5µF. A total effective output capacitance between 3µF and 30µF is required. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

The device operates in PWM mode and the overall output voltage ripple is the sum of the voltage step caused by the output capacitor ESL and the ripple current flowing through the output capacitor impedance.

10.1.3 Output Filter Design

The inductor and the output capacitor build the output filter. As recommended in the output capacitor and inductor sections, these components should be in the range:

- $C_0 = 3\mu F$ to $30\mu F$ (total effective capacitance)
- L = 0.3 μ H to 1.2 μ H (effective inductance)

For best transient performance, the internal control stage is optimized for a LC_O product of $0.5\mu H\ x\ 10\mu F$ (nominal values).

10.1.4 Input Capacitor Selection

Because the nature of the buck converter has a pulsating input current, a low ESR input capacitor is required to prevent large voltage transients that cause misbehavior of the device or interferences with other circuits in the system. For most applications, a 1.5-µF nominal capacitor (≥ 0.5µF effective capacitance) with a X5R or X7R dielectric is sufficient. If the application exhibits a noisy or erratic switching frequency, the remedy is likely found by increasing the value of the input capacitor.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C_1 and the power source lead to reduce ringing than occurs between the inductance of the power source leads and C_1 .

10.1.5 Checking Loop Stability

The first step of circuit and stability evaluation is to look, from a steady-state perspective, at the following signals:

- Switching node, SW
- Inductor current, I₁
- Output ripple voltage, V_{OUT(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is typically caused by board layout and/or LC_O combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the high side MOSFET, the output capacitor supplies all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_O . $\Delta I_{(LOAD)}$ begins to charge or discharge C_O generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop usually has more than 45° of phase margin.

Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $R_{DS(on)}$) that are temperature dependent, the loop stability analysis should be done over the input voltage range, load current range, and temperature range.

TEXAS INSTRUMENTS

10.2 Typical Application




Figure 26. Typical Application Circuit


10.2.1 Design Requirements

Figure 26 shows the schematic of the typical application. The TPS62684 allows the design of a power supply with small solution size. In order to properly dissipate the heat, wide copper traces for the power connections should be used to distribute the heat across the PCB. If possible, a GND plane should be used as it provides a low impedance connection as well as serves as a heat sink. The EN pin should be set high after the supply voltage has ramped to at least the minimum input voltage level of 3.25V.

10.2.2 Detailed Design Procedure

The TPS62684 allows the design of a complete power supply with only 3 small external components. A X5R or X7R ceramic input capacitor close to the VIN pin and GND pin with a nominal value of 1.5uF or higher is required. The input capacitance can be increased in case the source impedance is large or if there are high load transients expected at the output. The inductor should be placed close to the SW node with a saturation current above the current limit. A X5R or X7R ceramic output capacitor should be placed close to the inductor terminal and GND. A low impedance GND connection on the output capacitor is required. The feedback (FB) pin should be routed to the terminal of the output capacitor. The dc bias effect of the input and output capacitors must be taken into account and the total capacitance on the output must not exceed the value given in the recommended operating conditions.

10.2.3 Application Curves





11 Power Supply Recommendations

The input voltage range is from 3.25V to 5.5V. The input power supply and the input capacitor(s) should be located as close to the device as possible to minimize the impedance of the power-supply line.

12 Layout

www.ti.com

12.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. High-speed operation of the TPS62684 demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability and switching frequency issues as well as EMI problems. It is critical to provide a low inductance, low impedance ground path. Therefore, use wide and short traces for the main current paths.

The input capacitor as well as the inductor and output capacitor should be placed as close as possible to the IC pins. The feedback line should be routed away from noisy components and traces (e.g. SW line).

Figure 29 shows the recommended layout using a 0805 (2.0 mm x 1.2 mm) chip inductor, a 0402 input capacitor and a 0603 output capacitor. Total solution size is 12mm².

12.2 Layout Example




Figure 29. Suggested Layout (Top)


12.3 Thermal, Lifetime Information and Maximum Output Current

Implementation of integrated circuits in wafer chipscale packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- · Introducing airflow into the system

The maximum recommended junction temperature (T_J) of the TPS62684 for full 100k hour lifetime is 105°C. The thermal resistance of the 6-pin WCSP package (YFF-6) is $R_{\theta JA} = 108.9$ °C/W. Regulator operation is specified to a maximum steady-state ambient temperature T_A of 85°C. Therefore, the maximum power dissipation at $T_J=105$ °C is about 180 mW and at $T_J=125$ °C is about 367mW.





Thermal, Lifetime Information and Maximum Output Current (continued)

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} = \frac{105^{\circ}\text{C} - 85^{\circ}\text{C}}{109^{\circ}\text{C/W}} = 180mW$$
(5)

Proper PCB layout with a focus on thermal performance results in a reduced junction-to-ambient thermal resistance $R_{\theta,JA}$ and thereby reduces the device junction temperature, T_J .

The maximum peak output current of 1600mA for TPS62684 is defined by its internal current limit. The maximum dc output current over lifetime (100k hours at T_J = 105°C) is 890mA. The device can supply peak output currents above 890mA, so long as there are corresponding output currents below 890mA such that the average output current remains below 890mA, while keeping the junction temperature below 105°C. Operating at output currents above 890mA at junction temperatures above 105°C reduces the lifetime by electromigration effects.

For output currents above 960mA, a minimum supply voltage of 3.85V is recommended.

Submit Documentation Feedback



www.ti.com SLVSAC5 – APRIL 2014

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.1.2 References

"EMI Reduction in Switched Power Converters Using Frequency Modulation Techniques", in *IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 4, NO. 3, AUGUST 2005, pp 569-576* by Josep Balcells, Alfonso Santolaria, Antonio Orlandi, David González, Javier Gago.

13.2 Trademarks

NanoFree is a trademark of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 6-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS62684YFFT	ACTIVE	DSBGA	YFF	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62684YFFT	DSBGA	YFF	6	250	180.0	8.4	1.21	1.5	0.69	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024




*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS62684YFFT	DSBGA	YFF	6	250	182.0	182.0	20.0	



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated